Texas Instruments TPS54010MPWPEP
- Part No.:
- TPS54010MPWPEP
- Manufacturer:
- Texas Instruments
- Package:
- 28-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54010MPWPEP.pdf
- Description:
- IC REG BUCK ADJ 14A 28HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,443
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54010MPWPEP from Texas Instruments is a radiation-hardened, synchronous buck PWM switcher with integrated 8-mΩ high- and low-side MOSFETs, delivering up to 14-A continuous output current from a 2.2-V to 4-V input range, adjustable down to 0.9-V output voltage, and externally programmable switching frequency from 280 kHz to 700 kHz. It serves as a point-of-load regulator for high-performance FPGAs and DSPs in defense and aerospace systems.
For engineers reviewing the TPS54010MPWPEP datasheet, TPS54010MPWPEP pinout, TPS54010MPWPEP application, or TPS54010MPWPEP equivalent, this page delivers verified electrical specs, thermal metrics, PowerPAD™ package layout guidance, and military-grade reliability data for embedded power design under –55°C to 125°C operating conditions.
Technical Context
The TPS54010MPWPEP implements a voltage-mode PWM control architecture with an internally compensated error amplifier (90–110 dB open-loop gain, 3–5 MHz unity-gain bandwidth), adaptive dead-time logic, and peak-current-limit protection. Its dual-input architecture separates PVIN (2.2–4 V) for power FETs and VIN (3–4 V) for control circuitry, enabling efficient operation on distributed 2.5-V/3.3-V power buses.
Thermal management relies on the exposed PowerPAD™ in the 28-pin HTSSOP (PWP) package, achieving θJCbot = 0.9°C/W and θJB = 11.6°C/W. The device integrates undervoltage lockout (UVLO start at 2.95 V), internal slow-start (3.35 ms typical), and open-drain PWRGD with 93% Vref threshold and 3% hysteresis for precise supply sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | PVIN: 2.2 V to 4 V; VIN: 3 V to 4 V - enables dual-rail operation on low-voltage distributed power buses |
| Output Current | 14 A continuous - supports high-density FPGA/DSP core rail requirements without external current sharing |
| Output Voltage | Adjustable down to 0.9 V - meets sub-1-V core voltage demands of advanced logic devices |
| Switching Frequency | 280 kHz to 700 kHz (externally set via RT resistor) - balances efficiency, EMI, and filter size in space-constrained designs |
| Internal Reference Accuracy | ±1.25% over –55°C to 125°C (0.879–0.903 V) - ensures tight output regulation across extended temperature range |
| RDS(on) | 8 mΩ (high-side & low-side) - minimizes conduction loss and thermal rise at full 14-A load |
| Thermal Shutdown | 135°C trip, 10°C hysteresis - protects against sustained overload or airflow failure in sealed enclosures |
Pinout & Package
The TPS54010MPWPEP is housed in a thermally enhanced 28-pin HTSSOP (PWP) package with an exposed PowerPAD™ for direct PCB thermal coupling. The PowerPAD must be soldered to a dedicated AGND plane using ≥12 thermal vias (8×0.013″ under pad, 4×0.018″ under body) per TI layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (Pin 1) | Analog ground reference | Return path for compensation network, VSENSE divider, SS/ENA capacitor, and RT resistor - must be isolated from PGND except at single-point connection |
| VSENSE (Pin 2) | Error amplifier inverting input | Feedback node for output voltage regulation - connects to resistor divider from VOUT; accuracy depends on 60–300 nA input bias current |
| COMP (Pin 3) | Error amplifier output | Drives external Type-III compensation network - slew rate 1.4 V/µs supports stable loop response with wide L/C selection |
| PWRGD (Pin 4) | Power-good open-drain output | Asserts high when VSENSE > 93% Vref - used for processor reset, fault signaling, and multi-rail sequencing; sinks 2.5 mA max |
| BOOT (Pin 5) | Bootstrap gate drive supply | Supplies floating voltage for high-side FET driver - requires 0.022–0.1 µF low-ESR ceramic capacitor to PH |
| PH (Pins 6–14) | Phase node | Switching node connecting internal FETs and output inductor - high di/dt path requiring minimized loop area and proximity to LOUT |
| PGND (Pins 15–19) | Power ground return | High-current return for low-side FET and input/output capacitors - must connect to large copper pour and tie to AGND at single point |
| RT (Pin 28) | Frequency setting input | Connects to AGND via precision resistor (e.g., 68 kΩ for 700 kHz) - sets free-running oscillator frequency with ±10% tolerance |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 8-mΩ MOSFETs | Enables 14-A output in compact PWP package without external switches - reduces board area by >40% vs discrete solutions |
| Separate PVIN/VIN rails | Allows independent optimization: PVIN powers FETs from 2.5-V bus; VIN powers control logic from 3.3-V bus - improves system-level efficiency |
| Externally compensated error amplifier | Supports flexible Type-II or Type-III networks - accommodates wide range of output inductors (0.47–2.2 µH) and capacitor ESR values |
| Controlled Baseline & extended lifecycle | Guaranteed availability for 15+ years with product-change notification - meets long-term procurement needs for defense/aerospace programs |
| Military temperature range | Rated for –55°C to +125°C junction operation - validated across full range with no derating required up to 14-A load |
Applications
| High-Performance FPGA Core Supply | Defense Radar Signal Processor Rail |
|---|---|
|
Use Scenario: Powering Xilinx Kintex-7 or Intel Stratix V FPGA core voltage (VCCINT) in airborne radar subsystems. IC Role / Device Role / Timing Role: Point-of-load synchronous buck regulator delivering tightly regulated 0.95-V/12-A output with fast transient response (<100 ns current limit reaction). Use Value: Integrated 8-mΩ FETs and 0.9°C/W θJCbot enable full 14-A operation without heatsink in conduction-cooled chassis at 125°C ambient. |
Use Scenario: Generating 1.2-V/10-A supply for TI C6678 multicore DSP in missile guidance electronics. IC Role / Device Role / Timing Role: Radiation-tolerant DC/DC converter with PWRGD sequencing and thermal shutdown for mission-critical avionics. Use Value: Controlled Baseline manufacturing and –55°C to 125°C qualification ensure supply continuity and reliability over 20-year platform lifecycle. |
| Optical Line Card Bias Supply | Satellite Payload ASIC Regulator |
|
Use Scenario: Providing 1.8-V/8-A bias for coherent optical transceiver ASICs in 5G transport infrastructure. IC Role / Device Role / Timing Role: High-efficiency buck converter synchronized to system clock via SYNC pin to minimize EMI in dense line card layouts. Use Value: Adjustable 280–700 kHz frequency allows EMI notch placement away from critical 10-GHz+ RF bands while maintaining >90% efficiency at 8-A load. |
Use Scenario: Regulating 1.0-V/6-A supply for radiation-hardened ASICs in low-Earth-orbit satellite payloads. IC Role / Device Role / Timing Role: Space-qualified DC/DC with latch-off current limit and thermal shutdown - compliant with MIL-PRF-38535 Class V requirements. Use Value: Internal 0.891-V reference with ±1.25% accuracy over temperature eliminates need for external trimming, reducing BOM count and calibration steps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54020MPWPEP | Higher 20-A rating, 4.5-V max PVIN, same PWP package and pinout | Required where peak load exceeds 14 A or input bus reaches 4.5 V | Select when future-proofing for higher current or wider input range; shares layout compatibility but requires revalidation of thermal design |
| LMZ12012TZE/NOPB | Integrated inductor module, 12-A output, fixed 1.2-V output, TO-PMOD package | Suitable for rapid prototyping or space-constrained boards where layout simplicity outweighs efficiency tuning | Choose for reduced design cycle time and EMI filtering - trades 2% efficiency and 2-A lower current for zero external magnetics |
Compared with TPS54020MPWPEP, the TPS54010MPWPEP offers tighter thermal resistance (0.9°C/W vs 1.2°C/W) and lower quiescent current (6–10 mA vs 12–15 mA), making it preferable for thermally constrained 14-A applications; versus LMZ12012TZE/NOPB, it provides full adjustability, higher current, and superior efficiency at the cost of external component design effort.
Availability
TPS54010MPWPEP is available at Aetrix Electronics and suitable for defense avionics, satellite payload systems, and medical imaging equipment requiring stable component supply across extended product lifecycles and extreme environmental conditions.
Supply support for TPS54010MPWPEP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability ICs, with decades of heritage in space- and defense-grade power management solutions.
The TPS54010MPWPEP belongs to TI's SWIFT™ family of radiation-tolerant DC/DC converters, engineered specifically for high-density, low-voltage point-of-load regulation in mission-critical aerospace, defense, and medical electronics.
FAQ
What is the maximum continuous output current of the TPS54010MPWPEP?
The TPS54010MPWPEP delivers 14-A continuous output current under recommended operating conditions (PVIN = 2.2 V to 4 V, TJ ≤ 125°C, proper PCB thermal design). This rating assumes use of the exposed PowerPAD™ with ≥12 thermal vias and adequate copper area per TI's SLVSBN3 layout guidelines. Derating applies above 125°C junction temperature.
Does the TPS54010MPWPEP require external compensation components?
Yes, the TPS54010MPWPEP is externally compensated: the COMP pin must be connected to VSENSE via a Type-II or Type-III network (typically R-C-R-C configuration) to stabilize the control loop. TI's SWIFT Designer software and Application Note SLVA432 provide validated component values based on selected LOUT, COUT, and target crossover frequency.
What is the purpose of the separate PVIN and VIN pins on the TPS54010MPWPEP?
PVIN supplies power to the integrated high- and low-side MOSFETs and internal bias regulator (VBIAS), while VIN powers only the control circuitry (PWM, error amp, logic). This separation allows system designers to source PVIN from a low-noise 2.5-V or 3.3-V distributed power bus and VIN from a cleaner 3.3-V rail, improving overall efficiency and noise immunity.
Can the TPS54010MPWPEP be synchronized to an external clock?
Yes, the TPS54010MPWPEP supports external synchronization via the SYNC pin. When driven with a TTL/CMOS-compatible square wave (0.8 V low, 2.5 V high), it locks to frequencies between 300 kHz and 700 kHz. The RT pin must be connected to AGND with a resistor to set the internal oscillator's free-run frequency as a fallback if SYNC is inactive.
What thermal performance can be expected from the TPS54010MPWPEP in a standard PCB layout?
With the recommended layout - including a 5-mm² exposed PowerPAD™ soldered to AGND with 12 thermal vias and a 3″ × 3″ 1-oz copper plane - the TPS54010MPWPEP achieves θJB = 11.6°C/W and θJCbot = 0.9°C/W. At 14-A load and 1.5-V output, typical power dissipation is ~2.5 W, resulting in <30°C temperature rise above ambient under still-air conditions.
TPS54010MPWPEP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 28-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.2V
- Voltage - Input (Max):
- 4V
- Voltage - Output (Min/Fixed):
- 0.9V
- Voltage - Output (Max):
- 4V
- Current - Output:
- 14A
- Frequency - Switching:
- 280kHz ~ 700kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -55°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-HTSSOP
TPS54010MPWPEP FAQ
1.How can I place an order for TPS54010MPWPEP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54010MPWPEP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54010MPWPEP reliable?
The price and inventory of TPS54010MPWPEP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54010MPWPEP is usually 5 days.
3.What payment methods are accepted for TPS54010MPWPEP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54010MPWPEP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54010MPWPEP?
TPS54010MPWPEP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54010MPWPEP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54010MPWPEP?
For technical support, including TPS54010MPWPEP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54010MPWPEP requirements.
6.How does Aetrix verify that TPS54010MPWPEP is sourced from the original manufacturer or authorized distributors?
All TPS54010MPWPEP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54010MPWPEP meets industry standards.
7.What is the process for return or replacement of TPS54010MPWPEP?
All TPS54010MPWPEP units undergo pre-shipment inspection (PSI). If there is an issue with TPS54010MPWPEP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54010MPWPEP part is unused and in its original packaging.
Return procedure for TPS54010MPWPEP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54010MPWPEP Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

