My Inquiry
My Account
Texas Instruments TPS54040DGQ
- Part No.:
- TPS54040DGQ
- Manufacturer:
- Texas Instruments
- Package:
- 10-PowerTFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS54040DGQ.pdf
- Description:
- IC REG BUCK ADJ 500MA 10HVSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:639
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54040DGQ from Texas Instruments is a 42-V, 0.5-A synchronous step-down DC/DC converter with integrated 200-mΩ high-side MOSFET, Eco-Mode™ pulse-skipping for light-load efficiency, 116-μA operating quiescent current, and adjustable 100-kHz to 2.5-MHz switching frequency. It delivers regulated 5-V output from 12-V industrial input in compact HVSSOP-10 PowerPAD™ packages.
For engineers reviewing the TPS54040DGQ datasheet, TPS54040DGQ pinout, TPS54040DGQ application, or TPS54040DGQ equivalent, key selection criteria include UVLO adjustability via EN pin, PWRGD open-drain power-good monitoring, BOOT-PH bootstrap management, SS/TR-controlled soft-start/sequencing, and thermal shutdown protection at 182°C.
Technical Context
The TPS54040DGQ implements constant-frequency peak-current-mode control with internal slope compensation to prevent subharmonic oscillation across full duty cycle range. Its transconductance error amplifier (97 μA/V) compares VSENSE against either 0.8-V internal reference or SS/TR tracking voltage, enabling precise regulation and sequencing.
It features dual-mode RT/CLK pin: resistor-set frequency tuning (100–2500 kHz) or external clock synchronization via PLL; BOOT-PH UVLO (2.1 V threshold) enables >99% effective duty cycle; and overload recovery discharges SS/TR capacitor to ensure repeatable restart after thermal or UVLO faults.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.5 V to 42 V - supports wide industrial and automotive supply rails without pre-regulation |
| Output Current | 0.5 A continuous - sufficient for microcontroller cores, sensors, and interface ICs in space-constrained designs |
| Quiescent Current | 116 μA - enables battery-backed systems to operate >1 year on coin cell during standby |
| Switching Frequency | 100 kHz to 2.5 MHz - allows optimization of inductor size (e.g., 4.7 μH @ 500 kHz) vs. EMI performance |
| Reference Voltage | 0.8 V ±2% - sets minimum adjustable output; enables 3.3-V, 5-V, or custom outputs using resistor divider |
| Power-Good Threshold | 94–107% of VOUT - provides reliable system reset signaling with 2% hysteresis for noise immunity |
| Thermal Shutdown | 182°C - protects against sustained overload while permitting short-term peak loads in thermally managed PCBs |
Pinout & Package
HVSSOP-10 PowerPAD™ package (3.00 mm × 3.00 mm) with exposed thermal pad electrically connected to GND for enhanced thermal dissipation (RθJB = 28°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BOOT | Bootstrap supply node | Drives high-side MOSFET gate; requires 0.1-μF X7R/X5R ceramic capacitor to PH for stable 100% duty-cycle operation |
| VIN | Main input supply | Accepts 3.5–42 V; powers internal bias circuits and high-side driver; includes 2.5-V fixed UVLO |
| GND | Analog/digital ground reference | Common return for control circuitry; must be tied to PowerPAD for thermal and noise integrity |
| PH | Switch node | Connects to inductor and low-side diode/capacitor; carries high dv/dt switching waveform; critical for layout |
| VSENSE | Feedback input | Inverting input of error amplifier; monitors output via resistor divider; determines regulation accuracy and stability |
| COMP | Error amplifier output | Drives current-mode PWM comparator; connects to Type II/III compensation network for loop stability |
| EN | Enable/UVLO control | Pull low (<1.2 V) to disable; float or pull up to enable; configurable UVLO threshold using resistor divider |
| RT/CLK | Frequency control/sync | Resistor-to-ground sets fSW (100–2500 kHz); external clock edges synchronize switch turn-on via PLL |
| SS/TR | Soft-start/sequencing | Capacitor sets output ramp time; voltage override enables tracking of other supplies during power-up |
| PWRGD | Power-good indicator | Open-drain output asserts low when VOUT deviates >6% from nominal; requires external pull-up resistor |
Key Features
| Feature | Design Value |
|---|---|
| Eco-Mode™ pulse skipping | Reduces no-load input current to 116 μA - extends battery life in always-on IoT nodes without sacrificing regulation |
| Adjustable UVLO with hysteresis | EN pin allows user-defined start/stop thresholds (e.g., 10 V start / 8.5 V stop) - prevents brownout oscillation in fluctuating 12-V systems |
| Integrated boot recharge diode | Eliminates external Schottky diode - reduces BOM count and layout area while maintaining reliable gate drive |
| Overload recovery circuit | Automatically discharges SS/TR capacitor during fault - ensures controlled restart at fault voltage, not full rail |
| Frequency foldback | Reduces fSW during startup and overcurrent - limits peak inductor current and improves fault tolerance |
Applications
| Industrial Power Supply | Automotive Aftermarket Electronics |
|---|---|
|
Use Scenario: Regulating 12-V vehicle battery to 5-V for GPS navigation module with cold-crank immunity. IC Role / Device Role / Timing Role: Primary buck regulator providing isolated, ripple-controlled 5-V rail with PWRGD signaling MCU readiness. Use Value: 42-V input rating withstands load-dump transients; Eco-Mode™ maintains <120-μA sleep current during parking mode. |
Use Scenario: Powering rear-seat entertainment system from 24-V commercial truck battery. IC Role / Device Role / Timing Role: Main DC/DC converter delivering 3.3-V logic supply with SS/TR sequencing to avoid inrush into FPGA and display drivers. Use Value: Adjustable UVLO prevents dropout during engine cranking; 0.5-A output supports multi-rail LDOs downstream. |
| Programmable Logic Controller (PLC) | Factory Automation Sensor Node |
|
Use Scenario: Generating 5-V auxiliary supply for I/O expansion modules in DIN-rail mounted PLC chassis. IC Role / Device Role / Timing Role: Compact, thermally robust buck converter with PowerPAD™ enabling conduction cooling in sealed enclosures. Use Value: RθJB = 28°C/W allows 0.5-A operation at 70°C ambient without heatsink; RT/CLK sync aligns switching to master clock for EMI reduction. |
Use Scenario: Powering wireless sensor node (MCU + BLE + analog front-end) from 12-V field bus. IC Role / Device Role / Timing Role: High-efficiency primary regulator supporting burst-mode operation with PWRGD-triggered wake-up. Use Value: 116-μA quiescent current enables >2-year battery life; SS/TR enables precise timing of ADC sampling relative to power-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5164QPWPRQ1 | 42-V, 0.6-A, 100-kHz–2.2-MHz, 15-μA IQ, integrated high-side FET but no Eco-Mode™ pulse skip | Automotive AEC-Q100 Grade 1; supports higher output current but lacks light-load efficiency optimization | Select for automotive-qualified designs requiring extended temperature range (–40°C to 125°C) and lower IQ, accepting trade-off in light-load regulation precision |
| MP2451DT-LF-Z | 36-V, 0.6-A, 300-kHz–2.2-MHz, 100-μA IQ, no PWRGD, no SS/TR, no UVLO adjustment | Cost-optimized industrial DC/DC; lacks sequencing, power-good, and programmable UVLO features | Select for non-critical 36-V systems where BOM cost dominates and soft-start/PWRGD are handled externally |
Compared with LM5164QPWPRQ1 and MP2451DT-LF-Z, the TPS54040DGQ uniquely balances 42-V operation, Eco-Mode™ light-load efficiency, full-feature set (PWRGD, SS/TR, adjustable UVLO), and HVSSOP thermal performance - making it optimal for industrial and aftermarket designs demanding reliability, flexibility, and low standby power.
Availability
TPS54040DGQ is available at Aetrix Electronics and suitable for industrial automation controllers, automotive infotainment accessories, and factory sensor networks requiring stable component supply across long production lifecycles.
Supply support for TPS54040DGQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability power conversion solutions.
The TPS54040DGQ belongs to TI's SWIFT™ family of integrated DC/DC converters, designed specifically for industrial, automotive, and communications systems needing wide-input, high-efficiency, feature-rich buck regulation in minimal footprint.
FAQ
What is the minimum input voltage required for TPS54040DGQ to start switching?
The TPS54040DGQ has an internally set undervoltage lockout (UVLO) threshold of 2.5 V, below which the device remains disabled. When EN is floating or pulled high, startup occurs once VIN exceeds 2.5 V. With external resistors on EN, the effective start voltage can be increased - for example, a 100-kΩ/200-kΩ divider raises the threshold to ~7.5 V. The TPS54040DGQ will not initiate switching until this adjusted threshold is met.
How does the TPS54040DGQ achieve high efficiency at light loads?
The TPS54040DGQ achieves high light-load efficiency through Eco-Mode™ pulse-skipping operation, which reduces switching activity when output current falls below ~10 mA. This lowers the average input current to just 116 μA at no load, minimizing quiescent losses. Unlike forced-PWM converters, Eco-Mode™ dynamically disables switching cycles while maintaining tight output regulation - a key advantage for battery-powered or energy-harvesting applications using the TPS54040DGQ.
Can the TPS54040DGQ synchronize to an external clock signal?
Yes, the TPS54040DGQ supports external clock synchronization via its RT/CLK pin. When driven with a clean CMOS-level clock signal exceeding the internal PLL upper threshold (1.9–2.2 V), the pin transitions from resistor-set mode to high-impedance clock input. The internal PLL locks to the external frequency within 100 μs, aligning switch turn-on edges to falling clock edges - enabling deterministic EMI reduction in multi-rail systems using the TPS54040DGQ.
What is the role of the SS/TR pin on the TPS54040DGQ?
The SS/TR (Slow-Start/Tracking) pin on the TPS54040DGQ controls output voltage ramp rate during power-up and enables supply sequencing. Connecting a capacitor (e.g., 10 nF) sets soft-start time; applying an external voltage (e.g., from another regulator's output) enables tracking for coordinated power-up. During faults, the TPS54040DGQ actively discharges this capacitor to ensure repeatable restart behavior - a critical reliability feature absent in basic soft-start implementations.
Does the TPS54040DGQ require an external bootstrap diode?
No, the TPS54040DGQ integrates the bootstrap diode internally, eliminating the need for an external Schottky diode between VIN and BOOT. This simplifies layout, reduces component count, and improves reliability. A 0.1-μF X7R/X5R ceramic capacitor must still be placed between BOOT and PH pins to provide gate drive voltage for the internal 200-mΩ high-side MOSFET - a requirement confirmed in the TPS54040DGQ datasheet Section 7.3.3.
TPS54040DGQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- Eco-Mode™
- Package/Case:
- 10-PowerTFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.5V
- Voltage - Input (Max):
- 42V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 39V
- Current - Output:
- 500mA
- Frequency - Switching:
- 100kHz ~ 2.5MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-HVSSOP
TPS54040DGQ FAQ
1.How can I place an order for TPS54040DGQ through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54040DGQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54040DGQ reliable?
The price and inventory of TPS54040DGQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54040DGQ is usually 5 days.
3.What payment methods are accepted for TPS54040DGQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54040DGQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54040DGQ?
TPS54040DGQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54040DGQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54040DGQ?
For technical support, including TPS54040DGQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54040DGQ requirements.
6.How does Aetrix verify that TPS54040DGQ is sourced from the original manufacturer or authorized distributors?
All TPS54040DGQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54040DGQ meets industry standards.
7.What is the process for return or replacement of TPS54040DGQ?
All TPS54040DGQ units undergo pre-shipment inspection (PSI). If there is an issue with TPS54040DGQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54040DGQ part is unused and in its original packaging.
Return procedure for TPS54040DGQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54040DGQ Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
