Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Texas Instruments TPS54110PWPG4

Name: TPS54110PWPG4
Brand: Texas Instruments
SKU: TPS54110PWPG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS54110PWPG4

Manufacturer:: Texas Instruments

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 20-PowerTSSOP (0.173", 4.40mm Width)

Datasheet:: TPS54110PWPG4.pdf

Description:: IC REG BUCK ADJ 1.5A 20HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,738

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS54110PWPG4 from Texas Instruments is a 3-V to 6-V input, 1.5-A synchronous step-down DC/DC converter in HTSSOP-20 PowerPAD™ package. It integrates high- and low-side MOSFETs (r_DS(on) = 240–480 mΩ at V_IN = 6 V), supports adjustable output from 0.9 V to 3.3 V (1% accuracy), and delivers up to 1.5 A continuous output current with fast transient response for FPGA core rail regulation.

For engineers reviewing the TPS54110PWPG4 datasheet, TPS54110PWPG4 pinout, TPS54110PWPG4 application, or TPS54110PWPG4 equivalent, key selection considerations include externally compensated loop design, selectable switching frequency (280–700 kHz), integrated power-good signaling, thermal shutdown protection, and PowerPAD-enhanced thermal performance in space-constrained point-of-load systems.

Technical Context

The TPS54110PWPG4 implements a voltage-mode PWM control architecture with a high-performance error amplifier (90–110 dB open-loop gain, 3–5 MHz unity-gain bandwidth) and externally configurable compensation network. Its adaptive dead-time control prevents shoot-through by sequencing high- and low-side MOSFET gate drivers with 300-mA source/sink capability.

Switching frequency is set via RT resistor (280–700 kHz) or SYNC pin logic level (350/550 kHz fixed), while undervoltage lockout (UVLO start = 2.95 V, hysteresis = 0.12 V) and internal/external slow-start (3.35 ms typical, extendable with capacitor) ensure controlled power-up. The device operates across –40°C to +125°C junction temperature with R_θJA = 34.0°C/W.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	3 V to 6 V - supports direct regulation from 3.3-V or 5-V system rails without pre-regulation.
Output Current	1.5 A continuous - sufficient for mid-power FPGA I/O banks or DSP core supplies.
Output Voltage Accuracy	±1% over line/load/temperature - enables tight regulation for sensitive digital loads without post-regulation.
Switching Frequency	280–700 kHz (externally set) - allows EMI optimization and inductor size trade-off (e.g., 6.8 µH at 500 kHz).
Thermal Resistance	R_θJA = 34.0°C/W - requires PowerPAD soldered to PCB copper for full 1.5-A operation at 125°C ambient.
Power-Good Threshold	V_SENSE ≥ 93% of 0.891 V reference - provides reliable reset signaling for processors when output reaches regulation.
Current Limit Trip	3.0–3.5 A (depending on V_IN) - protects against short-circuit faults while allowing 2× overload margin for startup surges.

Pinout & Package

TPS54110PWPG4 is housed in a thermally enhanced 20-pin HTSSOP (PWP) package measuring 6.50 mm × 4.40 mm with exposed PowerPAD for improved heat dissipation. The PowerPAD must be soldered to PCB ground plane for thermal and electrical integrity.

Pin/Terminal	Circuit Role	Design Meaning
AGND	Analog ground reference	Connects to sensitive analog circuitry; must tie to PGND and PowerPAD with low-inductance path to minimize noise coupling.
BOOT	Bootstrap supply for high-side driver	Requires 0.022–0.1 µF low-ESR ceramic capacitor to PH to generate floating gate drive voltage for upper MOSFET.
COMP	Error amplifier output	Interface point for external Type-II/III compensation network; connects to VSENSE to close feedback loop.
PGND (11–13)	Power ground return	High-current return path for low-side FET and inductor; must use wide copper pours tied to input/output capacitors and PowerPAD.
PH (6–10)	Phase node	Junction of internal high/low-side MOSFETs; connects directly to output inductor and BOOT capacitor; high di/dt node requiring careful layout.
PWRGD	Open-drain power-good indicator	Sinks current when VSENSE < 93% Vref; used for processor reset, fault flagging, or supply sequencing with external pull-up.
RT	Frequency setting input	Resistor-to-AGND sets switching frequency (e.g., 100 kΩ → 500 kHz); required for external sync or adjustable operation.
SS/ENA	Slow-start/enable control	Logic-enable input (threshold = 1.2 V) and capacitor-based soft-start timing node; controls ramp rate of internal reference.
VBIAS	Bias regulator output	Supplies internal circuitry at 2.7–2.9 V; bypass with 0.1–1 µF X7R/X5R ceramic capacitor to AGND near pin.
VIN (14–16)	Main input supply	3–6 V input for power switches and bias regulator; requires local 1–10 µF low-ESR ceramic bypass to PGND pins.
VSENSE	Feedback voltage sense	Inverting input of error amplifier; connects to resistor divider from output to set regulated voltage (0.9–3.3 V range).

Key Features

Feature	Design Value
Integrated high- and low-side MOSFETs	r_DS(on) = 240–480 mΩ (high-side) and 345–690 mΩ (low-side) at V_IN = 6 V/3 V - eliminates external switch losses and reduces BOM count.
Externally compensated error amplifier	90–110 dB open-loop gain, 3–5 MHz unity-gain bandwidth - enables stable loop design with diverse L-C filter combinations for EMI or transient requirements.
Programmable switching frequency	280–700 kHz via RT resistor or 350/550 kHz fixed via SYNC pin - supports EMI compliance and inductor size optimization without changing layout.
Adaptive dead-time control	Prevents shoot-through by sequencing MOSFET turn-on based on gate voltage thresholds (<2 V) - ensures robust operation across temperature and load conditions.
Power-good open-drain output	Asserts high when VSENSE ≥ 93% of 0.891 V reference with 3% hysteresis and 35-µs deglitch - provides reliable system-level power sequencing and fault detection.

Applications

Point-of-Load FPGA Core Supply	Low-Voltage DSP I/O Rail
Use Scenario: Regulating 1.2 V or 1.8 V core voltage for Xilinx Artix-7 or Intel Cyclone V FPGA under dynamic load transients up to 1.5 A. IC Role / Device Role / Timing Role: Primary synchronous buck regulator providing tightly regulated core voltage with fast transient response and programmable soft-start. Use Value: Maintains ±1% output accuracy during 1-A/µs load steps, preventing logic errors; PowerPAD enables thermal management in dense PCB layouts.	Use Scenario: Generating 3.3 V I/O supply for TI C6000 DSPs in broadband infrastructure equipment with strict ripple and sequencing requirements. IC Role / Device Role / Timing Role: Point-of-load DC/DC converter delivering clean, sequenced 3.3 V with PWRGD signaling for multi-rail power-up coordination. Use Value: Adjustable output voltage and external compensation allow optimization for low-noise, low-ripple operation; PWRGD enables safe boot sequence with host processor.
Optical Transceiver Bias Supply	Notebook PC System Rail
Use Scenario: Providing stable 2.5 V bias voltage for SFP+ optical module lasers and receivers in telecom line cards operating at –40°C to +85°C. IC Role / Device Role / Timing Role: High-reliability, thermally robust buck converter with UVLO and thermal shutdown protecting sensitive optoelectronic components. Use Value: Wide input range (3–6 V) accepts varied intermediate bus voltages; R_θJA = 34.0°C/W and thermal shutdown at 150°C ensure reliability in sealed enclosures.	Use Scenario: Delivering 1.5 A at 1.05 V for Intel Atom or AMD Ryzen Embedded SoC subsystems in fanless notebook designs. IC Role / Device Role / Timing Role: Compact, efficient step-down regulator supporting dynamic voltage scaling (DVS) and deep-sleep state transitions. Use Value: 1.5-A capability with 280–700 kHz frequency tuning enables optimal efficiency across light/heavy load; SS/ENA pin supports system-level power gating.

Point-of-Load FPGA Core Supply

Low-Voltage DSP I/O Rail

Use Scenario: Regulating 1.2 V or 1.8 V core voltage for Xilinx Artix-7 or Intel Cyclone V FPGA under dynamic load transients up to 1.5 A.

IC Role / Device Role / Timing Role: Primary synchronous buck regulator providing tightly regulated core voltage with fast transient response and programmable soft-start.

Use Value: Maintains ±1% output accuracy during 1-A/µs load steps, preventing logic errors; PowerPAD enables thermal management in dense PCB layouts.

Use Scenario: Generating 3.3 V I/O supply for TI C6000 DSPs in broadband infrastructure equipment with strict ripple and sequencing requirements.

IC Role / Device Role / Timing Role: Point-of-load DC/DC converter delivering clean, sequenced 3.3 V with PWRGD signaling for multi-rail power-up coordination.

Use Value: Adjustable output voltage and external compensation allow optimization for low-noise, low-ripple operation; PWRGD enables safe boot sequence with host processor.

Optical Transceiver Bias Supply

Notebook PC System Rail

Use Scenario: Providing stable 2.5 V bias voltage for SFP+ optical module lasers and receivers in telecom line cards operating at –40°C to +85°C.

IC Role / Device Role / Timing Role: High-reliability, thermally robust buck converter with UVLO and thermal shutdown protecting sensitive optoelectronic components.

Use Value: Wide input range (3–6 V) accepts varied intermediate bus voltages; R_θJA = 34.0°C/W and thermal shutdown at 150°C ensure reliability in sealed enclosures.

Use Scenario: Delivering 1.5 A at 1.05 V for Intel Atom or AMD Ryzen Embedded SoC subsystems in fanless notebook designs.

IC Role / Device Role / Timing Role: Compact, efficient step-down regulator supporting dynamic voltage scaling (DVS) and deep-sleep state transitions.

Use Value: 1.5-A capability with 280–700 kHz frequency tuning enables optimal efficiency across light/heavy load; SS/ENA pin supports system-level power gating.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous step-down converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS54210PWPR	2-A output rating, identical pinout and feature set except higher current capability and slightly higher quiescent current (5.8–9.6 mA vs 4.5–8.5 mA at 350 kHz).	Preferred where future-proofing for >1.5 A peak loads or higher efficiency at light loads is needed; same PCB layout.	Select TPS54210PWPR if headroom beyond 1.5 A is required without redesign; verify thermal margin at full load.
LM2678SDX-ADJ/NOPB	1-A output, non-synchronous (external diode), fixed 260-kHz frequency, no PowerPAD, higher dropout and lower efficiency at 1.5 A.	Suitable only for cost-sensitive, low-density applications where 1-A limit and thermal derating are acceptable.	Choose LM2678SDX-ADJ/NOPB only for legacy designs or ultra-low-cost targets; not recommended for new 1.5-A designs due to thermal and efficiency limitations.

Compared with TPS54210PWPR, the TPS54110PWPG4 offers tighter thermal footprint and lower quiescent current for 1.5-A applications, while LM2678SDX-ADJ/NOPB lacks integrated MOSFETs and PowerPAD, limiting its suitability for compact, high-efficiency point-of-load use cases.

Availability

TPS54110PWPG4 is available at Aetrix Electronics and suitable for FPGA core supplies, DSP I/O rails, optical transceiver biasing, and notebook PC system rails requiring stable component supply, long-term manufacturability, and consistent parametric performance across production lots.

Supply support for TPS54110PWPG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion.

The TPS54110PWPG4 belongs to TI's SWIFT™ family of integrated synchronous buck converters, designed specifically for high-density point-of-load applications demanding precision regulation, thermal robustness, and flexible frequency control in space-constrained systems.

FAQ

What is the maximum output current capability of the TPS54110PWPG4?

The TPS54110PWPG4 delivers up to 1.5 A of continuous output current under recommended operating conditions (T_J ≤ 125°C, proper PowerPAD thermal connection). Its current-limit threshold is 3.0–3.5 A depending on input voltage, providing safety margin for transient overloads. Full 1.5-A operation requires adequate PCB copper area for the PowerPAD to maintain junction temperature within limits.

Does the TPS54110PWPG4 require an external compensation network?

Yes, the TPS54110PWPG4 uses an externally compensated error amplifier - a Type-II or Type-III network must be connected between COMP and VSENSE pins. This design provides flexibility to optimize loop stability, transient response, and phase margin for specific output filter components (e.g., 6.8 µH inductor, 100 µF output capacitor), unlike internally compensated converters.

How is switching frequency configured on the TPS54110PWPG4?

Switching frequency on the TPS54110PWPG4 is configured via the RT pin (resistor-to-AGND) for 280–700 kHz operation, or via the SYNC pin logic level for fixed 350 kHz (SYNC ≤ 0.8 V) or 550 kHz (SYNC ≥ 2.5 V). External synchronization is also supported from 330–700 kHz by driving SYNC with a clock signal and setting RT for 80% of target frequency.

What is the role of the PowerPAD in the TPS54110PWPG4 HTSSOP package?

The PowerPAD in the TPS54110PWPG4 HTSSOP package serves dual roles: it acts as the primary thermal path to dissipate heat from internal MOSFETs (R_θJB = 6.7°C/W), and as the electrical ground connection for PGND pins. It must be soldered to a large PCB copper pour tied to PGND to achieve rated 1.5-A output current and prevent thermal shutdown under sustained load.

Can the TPS54110PWPG4 sink current during light-load or transient conditions?

Yes, the TPS54110PWPG4 supports continuous current sinking - during output voltage overshoot or light-load conditions, the low-side MOSFET remains active to pull current from the output back to ground, maintaining regulation. This capability enables stable operation with ceramic output capacitors and improves transient recovery when load steps from high to low.

TPS54110PWPG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: SWIFT™

Package/Case:: 20-PowerTSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Last Time Buy

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 3V

Voltage - Input (Max):: 6V

Voltage - Output (Min/Fixed):: 0.9V

Voltage - Output (Max):: 3.3V

Current - Output:: 1.5A

Frequency - Switching:: 350kHz, 550kHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-HTSSOP

TPS54110PWPG4 FAQ

1.How can I place an order for TPS54110PWPG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS54110PWPG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS54110PWPG4 reliable?

The price and inventory of TPS54110PWPG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54110PWPG4 is usually 5 days.

3.What payment methods are accepted for TPS54110PWPG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54110PWPG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS54110PWPG4?

TPS54110PWPG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS54110PWPG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS54110PWPG4?

For technical support, including TPS54110PWPG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54110PWPG4 requirements.

6.How does Aetrix verify that TPS54110PWPG4 is sourced from the original manufacturer or authorized distributors?

All TPS54110PWPG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54110PWPG4 meets industry standards.

7.What is the process for return or replacement of TPS54110PWPG4?

All TPS54110PWPG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS54110PWPG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS54110PWPG4 part is unused and in its original packaging.

Return procedure for TPS54110PWPG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…