My Inquiry
My Account
Texas Instruments TPS54229DDAR
- Part No.:
- TPS54229DDAR
- Manufacturer:
- Texas Instruments
- Package:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS54229DDAR.pdf
- Description:
- IC REG BUCK ADJ 2A 8SOPWR
- Quantity:
- Payment:
- Shipping:
Inventory:12,839
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54229DDAR from Texas Instruments is a 2-A synchronous step-down DC/DC converter with integrated high-side (160 mΩ) and low-side (110 mΩ) N-channel MOSFETs, operating from 4.5 V to 18 V input and delivering adjustable output voltage from 0.76 V to 7.0 V using D-CAP2™ adaptive on-time control. It delivers fast transient response for digital TV power supplies and networking terminal applications.
For engineers reviewing the TPS54229DDAR datasheet, TPS54229DDAR pinout, TPS54229DDAR application, or TPS54229DDAR equivalent, key selection criteria include its 650-kHz pseudo-fixed switching frequency, pre-biased soft-start capability, cycle-by-cycle overcurrent protection, and thermal shutdown at 165°C - all in an 8-pin SO PowerPAD™ (DDA) package rated for –40°C to 85°C operation.
Technical Context
The TPS54229DDAR implements D-CAP2™ mode control, combining adaptive on-time PWM with internal compensation to achieve stable regulation without external loop compensation components. Its one-shot timer sets on-time inversely proportional to VIN and proportional to VOUT, enabling pseudo-constant 650-kHz operation across input and load variations.
Proprietary circuitry supports ultra-low-ESR ceramic and polymer output capacitors by synthesizing ripple via internal ramp injection. Current limiting uses valley-detect on the low-side FET during its conduction phase, with temperature-compensated voltage sensing and non-latching 7-cycle fault detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 18 V - supports wide industrial and consumer DC bus inputs including 5 V, 12 V, and 15 V rails. |
| Output Current | 2 A continuous - sufficient for powering core logic, DDR memory termination, or SoC I/O domains. |
| Switching Frequency | 650 kHz (pseudo-fixed) - enables compact magnetics and balances efficiency vs. EMI in space-constrained designs. |
| FET RDS(on) | 160 mΩ (HS), 110 mΩ (LS) - minimizes conduction loss at 2 A, supporting >90% peak efficiency at 3.3 V/2 A. |
| VFB Accuracy | ±1.7% (749–781 mV) - ensures tight output regulation across temperature and line/load conditions. |
| Soft-Start Current | 6.0 μA typical - allows precise control of startup slew rate via external SS capacitor (e.g., 100 nF = ~18 ms). |
| Shutdown Current | 10 μA max - enables ultra-low-power system standby states without auxiliary LDOs. |
Pinout & Package
The TPS54229DDAR is housed in an 8-pin SO PowerPAD™ (DDA) package with exposed thermal pad soldered to PCB ground for enhanced thermal dissipation (θJA = 45.3°C/W). The thermal pad must be connected to GND via multiple vias for reliable 2-A operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW | Switch node | Connection point between high-side and low-side FETs; requires minimal trace area to reduce EMI and ringing. |
| VBST | Bootstrap supply | Drives high-side gate; requires 0.1 µF ceramic capacitor to SW for proper bootstrap charging. |
| VIN | Main input supply | Accepts 4.5–18 V; must be decoupled with ≥10 µF ceramic + 0.1 µF high-frequency capacitor near pins 2 and 4. |
| GND | Power ground | Return path for switching current; must tie analog (VFB, SS) and power grounds at single point under IC. |
| VFB | Feedback input | Senses output via resistor divider; input bias current ±0.1 µA enables use of high-value resistors for light-load efficiency. |
| VREG5 | Internal 5.5-V LDO output | Powers internal circuitry; requires 0.47 µF ceramic capacitor to GND; inactive when EN = low. |
| EN | Enable control | Active-high logic input (1.6 V threshold); internal 220–880 kΩ pull-down enables simple microcontroller or sequencer control. |
| SS | Soft-start timing | Charged by 6 µA current source; external capacitor sets startup time and enables pre-biased output ramp-up. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP2™ adaptive on-time control | Eliminates need for external compensation network while maintaining stability with ceramic or POSCAP output capacitors. |
| Pre-biased soft start | Prevents reverse current flow into pre-charged outputs by gradually enabling synchronous rectification cycle-by-cycle. |
| Cycle-by-cycle overcurrent protection | Detects low-side FET voltage during conduction; triggers non-latching shutdown after 7 consecutive overcurrent events. |
| Thermal shutdown with hysteresis | Shuts down at 165°C junction temperature and re-enables only after cooling by 35°C - prevents thermal cycling instability. |
| Integrated 5.5-V VREG5 LDO | Self-powered internal bias rail eliminates need for external VCC supply; reduces BOM count and layout complexity. |
Applications
| Digital TV Power Supply | High Definition Blu-ray Disc™ Player |
|---|---|
Use Scenario: Supplies 1.05 V core voltage to MPEG decoder SoC under dynamic video decoding loads. IC Role / Device Role / Timing Role: Primary buck regulator delivering tightly regulated 2-A output with <50 mV transient deviation. Use Value: D-CAP2™ control achieves sub-10 µs recovery from 1-A load steps, eliminating need for large bulk capacitance. |
Use Scenario: Powers HDMI transmitter and audio DAC subsystems requiring low-noise 3.3 V and 1.8 V rails. IC Role / Device Role / Timing Role: Secondary buck converter generating clean, ripple-free 3.3 V from 12 V input bus. Use Value: Ultra-low output ripple (<10 mVpp) with ceramic capacitors meets HDMI signal integrity requirements. |
| Networking Home Terminal | Digital Set Top Box (STB) |
Use Scenario: Provides 1.2 V CPU core voltage in cable modem with bursty upstream data transmission. IC Role / Device Role / Timing Role: High-efficiency point-of-load regulator supporting 90%+ efficiency at 1.2 V/1.5 A. Use Value: 160 mΩ/110 mΩ FETs minimize conduction loss, reducing thermal stress in sealed plastic enclosures. |
Use Scenario: Generates 5 V USB peripheral rail and 1.5 V memory interface voltage from shared 12 V input. IC Role / Device Role / Timing Role: Dual-rail support via separate feedback dividers; shares same TPS54229DDAR IC footprint. Use Value: Adjustable soft start prevents inrush current tripping upstream fuse during cold boot sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54227DDAR | 1.7-A rating, identical DDA package and pinout, but lower current limit (2.2 A typ) and higher RDS(on) (190/130 mΩ). | Lower output current headroom; suitable only where peak load stays below 1.7 A. | Select when cost sensitivity outweighs 300-mA margin and thermal derating is acceptable. |
| MP2307DN-LF-Z | 2-A rating, 8-pin SOIC (no thermal pad), fixed 650-kHz frequency, no pre-biased soft start or VREG5 LDO. | Lacks integrated bias rail and advanced startup features; requires external 5-V supply and careful layout for thermal management. | Choose for legacy SOIC footprints or where VREG5 independence is not required and thermal design accommodates θJA > 60°C/W. |
Compared with TPS54229DDAR, TPS54227DDAR offers pin compatibility but reduced current capability and efficiency, while MP2307DN-LF-Z trades integrated features and thermal performance for standard SOIC compatibility and lower unit cost.
Availability
TPS54229DDAR is available at Aetrix Electronics and suitable for digital TV power supplies, networking home terminals, and digital set-top boxes requiring stable component supply, long-term production continuity, and RoHS-compliant packaging.
Supply support for TPS54229DDAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability power conversion ICs.
The TPS54229DDAR belongs to TI's D-CAP2™ synchronous buck converter product line, designed specifically for space-constrained, high-transient-response applications in consumer electronics and broadband infrastructure equipment.
FAQ
What is the maximum recommended output current for TPS54229DDAR under continuous operation?
The TPS54229DDAR is rated for 2-A continuous output current per its datasheet specifications. This assumes proper PCB layout with the exposed thermal pad fully soldered to a solid GND plane and adequate copper area for heat dissipation. At 2 A and 12-V input to 3.3-V output, typical efficiency exceeds 92%, keeping junction temperature within safe limits at ambient ≤60°C. Derating is required above 85°C ambient or with restricted airflow.
Does TPS54229DDAR support pre-biased output startup?
Yes, the TPS54229DDAR includes proprietary pre-biased soft-start circuitry that prevents reverse current flow into an already charged output. When the SS pin voltage exceeds the VFB voltage during startup, the controller incrementally increases low-side FET on-time cycle-by-cycle until reaching full duty, ensuring smooth, sink-free ramp-up. This feature is confirmed in the Functional Description section of the SLVSAZ8A datasheet.
What is the purpose of the VREG5 pin on TPS54229DDAR?
The VREG5 pin on TPS54229DDAR provides a regulated 5.5-V output that powers internal control circuitry, eliminating the need for an external bias supply. It sources up to 10 mA and must be bypassed with a 0.47-µF ceramic capacitor to GND. VREG5 is disabled when EN is low, contributing to the device's <10-µA shutdown current. This integrated LDO reduces system BOM count and simplifies power sequencing.
Can TPS54229DDAR operate with ceramic output capacitors only?
Yes, the TPS54229DDAR is explicitly designed to operate stably with ultra-low-ESR ceramic output capacitors - a key advantage of its D-CAP2™ control architecture. Unlike traditional voltage-mode controllers, it injects an internal ramp to synthesize ripple, removing dependence on capacitor ESR for loop stability. The datasheet recommends 20–68 µF total ceramic capacitance, and typical evaluation designs use three 10-µF X5R devices.
What is the absolute maximum input voltage rating for TPS54229DDAR?
The absolute maximum input voltage (VIN) for TPS54229DDAR is 20 V, as specified in the Absolute Maximum Ratings table. However, the recommended operating range is strictly 4.5 V to 18 V. Exceeding 18 V risks violating internal voltage limits on VBST and SW pins, especially during transients. For 18-V nominal systems, ensure input filtering suppresses spikes beyond 18 V, and verify VBST-to-SW differential remains within –0.3 V to 6.5 V.
TPS54229DDAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP2™
- Package/Case:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.76V
- Voltage - Output (Max):
- 7V
- Current - Output:
- 2A
- Frequency - Switching:
- 650kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO PowerPad
TPS54229DDAR FAQ
1.How can I place an order for TPS54229DDAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54229DDAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54229DDAR reliable?
The price and inventory of TPS54229DDAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54229DDAR is usually 5 days.
3.What payment methods are accepted for TPS54229DDAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54229DDAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54229DDAR?
TPS54229DDAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54229DDAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54229DDAR?
For technical support, including TPS54229DDAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54229DDAR requirements.
6.How does Aetrix verify that TPS54229DDAR is sourced from the original manufacturer or authorized distributors?
All TPS54229DDAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54229DDAR meets industry standards.
7.What is the process for return or replacement of TPS54229DDAR?
All TPS54229DDAR units undergo pre-shipment inspection (PSI). If there is an issue with TPS54229DDAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54229DDAR part is unused and in its original packaging.
Return procedure for TPS54229DDAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54229DDAR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
