Texas Instruments TPS54262MPWPTEP
- Part No.:
- TPS54262MPWPTEP
- Manufacturer:
- Texas Instruments
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54262MPWPTEP.pdf
- Description:
- IC REG BUCK ADJ 2A 20HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,978
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54262MPWPTEP from Texas Instruments is a radiation-hardened, 60-V input, 2-A asynchronous step-down DC-DC converter with integrated NMOS FET, voltage supervisor, and low-power mode. It delivers regulated output from 0.9 V to 18 V, features 50 µA typical quiescent current in LPM, 200 kHz–2.2 MHz programmable switching frequency, and operates across –55°C to 125°C for automotive telematics and defense power systems.
For engineers reviewing the TPS54262MPWPTEP datasheet, TPS54262MPWPTEP pinout, TPS54262MPWPTEP application, or TPS54262MPWPTEP equivalent, key selection criteria include its 60-V transient tolerance, programmable reset delay via Cdly capacitor, slew-rate-controlled internal switch, external compensation capability, and HTSSOP-20 PowerPAD™ package optimized for thermal performance in harsh environments.
Technical Context
The TPS54262MPWPTEP implements voltage-mode control with input voltage feed-forward to improve line transient regulation. Its cycle-by-cycle current limiting and thermal shutdown protect against overload and overtemperature conditions, while the open-drain RST output provides programmable POR delay and fast negative transient filtering.
It supports dual operating modes: normal PWM mode (up to 2.2 MHz) and low-power pulse-skipping mode under light loads. The device uses external resistors on RT and Rslew pins to set switching frequency and gate drive slew rate, respectively, and external resistor dividers on OV_TH and RST_TH pins to configure overvoltage and undervoltage thresholds referenced to the 0.8 V internal reference.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.6 V to 48 V continuous; withstands transients up to 60 V - enables direct connection to 12 V/24 V automotive or avionics buses without pre-regulation. |
| Output Current | 2 A maximum - sufficient for powering microcontrollers, FPGAs, and sensor interfaces in embedded systems. |
| Quiescent Current | 50 µA typical in low-power mode - extends battery life in always-on vehicle subsystems like eCall modules. |
| Switching Frequency | 200 kHz to 2.2 MHz, adjustable via RT resistor - allows optimization of inductor size vs. efficiency for space-constrained designs. |
| Reference Voltage | 0.8 V ±1.5% - sets precise output regulation accuracy when used with external feedback resistors. |
| Reset Threshold | 0.768 V to 0.832 V at RST_TH - ensures reliable power-on reset assertion with ±4% tolerance over temperature. |
| Junction Temp Range | –55°C to 150°C - qualified for extended-temperature operation in engine bay or aerospace electronics. |
| Package | 20-pin HTSSOP with PowerPAD™ - provides low thermal resistance (RθJB = 8.7°C/W) for high-power-density layouts. |
Pinout & Package
The TPS54262MPWPTEP is housed in a thermally enhanced 20-pin HTSSOP (PWP) package measuring 6.50 mm × 4.40 mm, with an exposed PowerPAD™ thermal pad requiring solder connection to PCB ground plane for optimal heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (18,19) | Unregulated input supply | Dual high-current inputs accepting 3.6–48 V; must be externally connected and protected against >60 V transients. |
| PH (17) | Switch node | Source of internal NMOS FET; connects to inductor and bootstrap capacitor - critical for EMI layout. |
| BOOT (20) | Bootstrap driver supply | Drives gate of internal high-side switch; requires ceramic capacitor (typically 0.1 µF) between BOOT and PH. |
| VReg (16) | Regulated output sense/load | Internal low-side FET connects here during start-up or overvoltage; also feeds output voltage to feedback network. |
| VSENSE (14) | Error amplifier inverting input | Accepts scaled output voltage via resistor divider; compares to 0.8 V reference to regulate output. |
| COMP (15) | Error amplifier output | Connects external RC compensation network to stabilize loop response and ensure phase margin. |
| EN (5) | Enable control | High-active digital input with internal pull-up; pulling below 0.7 V disables regulator and reduces shutdown current to 1 µA. |
| RST (8) | Open-drain reset output | Asserts low when VReg drops below RST_TH threshold; requires external pull-up resistor for system reset signaling. |
| Cdly (9) | Reset delay timing | Charged by 1.4–3 µA current source; sets POR delay as 3.2–7 ms/nF - enables precise power sequencing. |
| RT (6) | Oscillator frequency programming | Resistor-to-ground sets fsw from 200 kHz to 2.2 MHz; tolerance impacts frequency accuracy (±10%). |
| Rslew (7) | Slew rate control | Resistor-to-ground adjusts gate drive slew rate to reduce EMI and dV/dt stress on external components. |
| OV_TH (12) | Overvoltage monitor input | Compares scaled VReg to 0.8 V reference; triggers internal switch shutdown if exceeded - protects downstream loads. |
| RST_TH (13) | Undervoltage monitor input | Same reference as OV_TH; asserts RST low when VReg falls below programmed threshold - enables brownout detection. |
| SYNC (3) | External clock synchronization | Overrides internal oscillator; accepts 180 kHz–2.2 MHz clock signal with 30–70% duty cycle for system-level timing alignment. |
| LPM (4) | Low-power mode control | Digital input enabling pulse-skipping operation; reduces quiescent current to 50 µA under light loads. |
| SS (11) | Soft-start timing | Capacitor-to-ground controls output voltage ramp time; prevents inrush current and overshoot during power-up. |
| GND (10) | Power and signal ground | Must be electrically tied to exposed PowerPAD™ for thermal and electrical integrity - not optional. |
| NC (1,2) | No-connect | Internally unused; recommended to connect to GND for mechanical stability and EMI reduction. |
| VIN (18,19) - repeated | Redundant input path | Both pins carry identical VIN signals; parallel routing required to minimize impedance and handle 2-A peak currents. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated NMOS FET with 500 mΩ RDS(ON) | Eliminates need for external high-side switch and associated gate driver, reducing BOM count and layout area. |
| Programmable slew rate control (Rslew) | Adjusts internal gate drive edge rate to balance EMI compliance and switching loss - avoids costly shielding or filter redesign. |
| External compensation (COMP pin) | Enables full loop stability tuning across wide input/output ranges and load conditions - essential for mission-critical reliability. |
| Reset delay timer (Cdly pin) | Provides accurate, capacitor-programmable power-on reset delay (3.2–7 ms/nF) - replaces discrete RC timers and improves system boot consistency. |
| Thermal shutdown with 30°C hysteresis | Shuts down at 175°C junction temperature and re-enables only after cooling to 145°C - prevents thermal runaway while minimizing false trips. |
| Low-power mode (LPM) | Reduces quiescent current to 50 µA under light loads - extends battery runtime in always-on safety systems without sacrificing regulation accuracy. |
Applications
| Automotive Telematics | Avionics Power Management |
|---|---|
Use Scenario: Powering GPS, cellular modem, and CAN controller in vehicle emergency call (eCall) module. IC Role / Device Role / Timing Role: Primary 5-V/2-A buck regulator with programmable reset and overvoltage protection. Use Value: Withstands 60-V load-dump transients and operates reliably from –40°C to 125°C ambient, meeting ISO 16750-2 requirements. | Use Scenario: Regulating 3.3-V supply for flight control FPGA and inertial measurement unit (IMU) in UAV guidance system. IC Role / Device Role / Timing Role: Radiation-tolerant step-down converter with synchronized switching for EMI-sensitive navigation electronics. Use Value: HTSSOP PowerPAD™ package and –55°C to 125°C rating support operation in unpressurized high-altitude environments. |
| Defense Vehicle Electronics | Industrial Battery-Powered Sensors |
Use Scenario: Supplying 12-V rail to radar interface and video processing unit in armored vehicle C4I system. IC Role / Device Role / Timing Role: High-input-voltage buck converter with programmable undervoltage lockout and thermal monitoring. Use Value: 48-V nominal input compatibility and controlled baseline manufacturing enable long-term supply continuity for military programs. | Use Scenario: Providing regulated 3.3-V output from Li-ion battery pack in remote environmental monitoring node. IC Role / Device Role / Timing Role: Low-quiescent-current DC-DC converter with soft-start and reset supervision for ultra-low-power wake-up sequencing. Use Value: 50 µA LPM current and programmable Cdly delay extend battery life beyond 5 years in maintenance-free deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5164QPWPRQ1 | 4.5–65 V input, 1-A output, 100 µA IQ, no integrated voltage supervisor or reset function. | Lacks programmable POR delay, overvoltage/undervoltage monitoring, and RST output - requires external supervisor IC for safety-critical sequencing. | Choose when higher input voltage range is needed but supervisor features are handled separately. |
| TPS543620RJER | 3.5–36 V input, 3-A output, 15 µA IQ, integrated PMBus interface, no Cdly or RST_TH pins. | Supports digital configuration and telemetry but omits analog reset delay programming and dual-threshold voltage monitoring. | Prefer for systems requiring real-time telemetry and dynamic output adjustment over analog reset timing precision. |
Compared with LM5164QPWPRQ1 and TPS543620RJER, the TPS54262MPWPTEP uniquely integrates analog voltage supervision with capacitor-programmable reset delay and overvoltage shutdown - eliminating external components in safety-compliant automotive and defense power designs where deterministic analog behavior is mandated.
Availability
TPS54262MPWPTEP is available at Aetrix Electronics and suitable for automotive telematics, avionics power management, defense vehicle electronics, and industrial battery-powered sensors requiring stable component supply across extended temperature and radiation-hardened environments.
Supply support for TPS54262MPWPTEP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with decades of automotive and aerospace qualification experience.
The TPS54262MPWPTEP belongs to TI's Enhanced Product (EP) family - engineered for high-reliability applications including defense, aerospace, and medical systems, with controlled baseline, extended temperature support, and long-term product lifecycle assurance.
FAQ
What is the maximum input voltage transient the TPS54262MPWPTEP can withstand?
The TPS54262MPWPTEP is rated to withstand input voltage transients up to 60 V, while maintaining continuous operation from 3.6 V to 48 V. This capability meets ISO 16750-2 automotive load-dump requirements and supports use in 24 V commercial vehicle and defense platform power systems. Absolute maximum rating for VIN is 60 V, and exceeding this may cause permanent damage.
How does the Cdly pin control reset delay timing in the TPS54262MPWPTEP?
The Cdly pin on the TPS54262MPWPTEP sources a constant 1.4–3 µA current into an external capacitor to ground, generating a linear voltage ramp. When this voltage reaches the internal threshold, the RST output is released high after a fixed internal delay. The resulting POR delay is 3.2–7 ms per nanofarad of capacitance - enabling precise, repeatable power-on sequencing without external timers.
Can the TPS54262MPWPTEP operate in synchronization with an external clock signal?
Yes, the TPS54262MPWPTEP supports external clock synchronization via the SYNC pin (pin 3). An external clock signal between 180 kHz and 2.2 MHz - constrained by the relation 180 kHz < fsw < fext < 2 × fsw - overrides the internal oscillator. Synchronization occurs within 32 µs if the external clock stops, reverting to the RT-set frequency.
What thermal performance can be expected from the TPS54262MPWPTEP in a standard PCB layout?
In a standard 4-layer PCB with 2 oz copper and the exposed PowerPAD™ soldered to a 1-in² thermal pad, the TPS54262MPWPTEP achieves a junction-to-board thermal resistance (RθJB) of 8.7°C/W. At 2-A load and 12-V input, typical power dissipation is ~0.5 W, resulting in ~4.4°C junction-to-board rise - well within the –55°C to 125°C operating range when ambient is ≤120°C.
Does the TPS54262MPWPTEP support both overvoltage and undervoltage monitoring on the same output rail?
Yes, the TPS54262MPWPTEP provides independent analog monitoring: OV_TH pin triggers internal switch shutdown upon overvoltage, while RST_TH pin asserts the open-drain RST output low during undervoltage. Both thresholds reference the same 0.8 V internal comparator and are set using separate external resistor dividers - enabling simultaneous fault detection without additional ICs.
TPS54262MPWPTEP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- Eco-Mode™
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.6V
- Voltage - Input (Max):
- 48V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 18V
- Current - Output:
- 2A
- Frequency - Switching:
- 200kHz ~ 2.2MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
TPS54262MPWPTEP FAQ
1.How can I place an order for TPS54262MPWPTEP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54262MPWPTEP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54262MPWPTEP reliable?
The price and inventory of TPS54262MPWPTEP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54262MPWPTEP is usually 5 days.
3.What payment methods are accepted for TPS54262MPWPTEP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54262MPWPTEP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54262MPWPTEP?
TPS54262MPWPTEP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54262MPWPTEP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54262MPWPTEP?
For technical support, including TPS54262MPWPTEP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54262MPWPTEP requirements.
6.How does Aetrix verify that TPS54262MPWPTEP is sourced from the original manufacturer or authorized distributors?
All TPS54262MPWPTEP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54262MPWPTEP meets industry standards.
7.What is the process for return or replacement of TPS54262MPWPTEP?
All TPS54262MPWPTEP units undergo pre-shipment inspection (PSI). If there is an issue with TPS54262MPWPTEP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54262MPWPTEP part is unused and in its original packaging.
Return procedure for TPS54262MPWPTEP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54262MPWPTEP Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

