Texas Instruments TPS54283PWP
- Part No.:
- TPS54283PWP
- Manufacturer:
- Texas Instruments
- Package:
- 14-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54283PWP.pdf
- Description:
- IC REG BUCK ADJ 2A DL 14HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:270
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54283PWP from Texas Instruments is a dual non-synchronous buck converter IC with two integrated 100-mΩ high-side N-channel MOSFETs, operating from 4.5 V to 28 V input and delivering up to 2 A per channel. It features fixed 300 kHz switching frequency, 0.8-V ±1.5% internal voltage reference, and dual PWM outputs phased 180° apart-used in set-top box power rails and DSP core/IO supply generation.
For engineers reviewing the TPS54283PWP datasheet, TPS54283PWP pinout, TPS54283PWP application, or TPS54283PWP equivalent, key selection considerations include dual-channel independent enable control, ratiometric/sequential startup via SEQ pin, 2.1-ms internal soft start, and ILIM2-selectable overcurrent thresholds for asymmetric load optimization.
Technical Context
This device implements current-mode control with internal slope compensation and fully integrated loop compensation-eliminating external compensation components. Each channel includes dedicated transconductance error amplifiers (gM = 30 µS), pulse-by-pulse overcurrent protection, and thermal shutdown at 148°C.
The BP regulator delivers a stable 5.25 V (±5%) to charge both BOOT1 and BOOT2 capacitors; startup sequencing is programmable via SEQ pin (BP/GND/floating) to support ratiometric or master-slave configurations. Channel 1 overcurrent is fixed at 3.0 A typ, while Channel 2 uses ILIM2 to select between 1.5 A or 3.0 A trip levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 28 V - supports wide industrial and consumer DC bus inputs including 5 V, 12 V, and 24 V systems |
| Switching Frequency | 300 kHz - fixed frequency enables predictable EMI filtering and inductor sizing |
| Output Current per Channel | Up to 2 A - sufficient for powering DSP cores, FPGAs, and memory I/O rails |
| Voltage Reference Accuracy | 0.8 V ±1.5% - ensures tight output regulation across temperature (–40°C to +125°C) |
| Soft Start Time | 2.1 ms - prevents inrush current during power-up; programmable via external capacitor on EN pins |
| Overcurrent Protection | Channel 1: 3.0 A typ; Channel 2: selectable 1.5 A or 3.0 A via ILIM2 pin - enables asymmetrical load design |
| Thermal Shutdown | 148°C with 20°C hysteresis - protects against sustained overload or poor PCB thermal design |
Pinout & Package
TPS54283PWP is housed in a 14-pin PowerPAD™ HTSSOP (PWP) package with exposed thermal pad requiring direct connection to PCB ground plane for thermal management and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVDD1 | Power input for Channel 1 high-side MOSFET | Must be bypassed with ≥10-µF low-ESR ceramic capacitor; independent of PVDD2 |
| PVDD2 | Main bias supply and EN pull-up source | Monitored by UVLO (4.1 V turn-on); powers control logic and Channel 2 MOSFET |
| BOOT1 / BOOT2 | Bootstrap gate drive supplies | Connected via 22–82 nF capacitor to SW1/SW2; internal switch charges from BP during off-time |
| SW1 / SW2 | Switch node outputs | Drive external inductors; snubber recommended to suppress ringing |
| FB1 / FB2 | Voltage feedback inputs | Regulate output to 0.8 V reference via resistor divider; internal compensation eliminates external RC network |
| EN1 / EN2 | Active-low enable controls | Enable individual channels; internal 6 µA pull-up allows direct GND tie for immediate startup |
| SEQ | Startup sequencing mode selector | BP = Output 2→1 sequential; GND = Output 1→2 sequential; floating = ratiometric startup |
| ILIM2 | Channel 2 overcurrent threshold select | GND = 1.5 A; floating = 3.0 A; BP = 1.5 A - sets fault response for asymmetric loads |
| BP | 5.25 V regulated bootstrap supply | Bypassed with 4.7–10 µF X7R/X5R ceramic; powers both bootstrap circuits and internal logic |
| GND | Signal and power ground | Connected directly to thermal pad; forms return path for all analog and power currents |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable inputs | EN1/EN2 allow per-channel power sequencing without external logic or timing circuitry |
| Single-pin startup mode selection | SEQ pin configures ratiometric, master-slave (400 µs delay), or independent operation |
| Integrated 100-mΩ high-side MOSFETs | Eliminates external switches and reduces BOM count; RDS(on) specified over full temperature range |
| Internal compensation network | Removes need for external Type II/III compensation components-reduces layout sensitivity |
| Programmable Channel 2 overcurrent limit | ILIM2 pin selects 1.5 A or 3.0 A trip level-enables optimized component derating for mismatched loads |
| 180° out-of-phase PWM outputs | Reduces input ripple current by ~70% versus in-phase operation-lowers input capacitor requirements |
Applications
| Set-Top Box Power Supply | Digital TV Core/IO Rails |
|---|---|
Use Scenario: Dual-rail power delivery for MPEG decoder SoC requiring 1.2 V core and 3.3 V I/O under variable load conditions. IC Role / Device Role / Timing Role: Dual-output buck controller providing independently enabled, sequenced 1.2 V and 3.3 V supplies with 180° phase shift. Use Value: Reduces input capacitance by 40% and eliminates external sequencing ICs via SEQ pin configuration and independent EN control. |
Use Scenario: Powering video processing ASIC with strict startup order: 3.3 V I/O must stabilize before 1.0 V core activation. IC Role / Device Role / Timing Role: Sequencing controller using SEQ = GND to enforce Output 1 (3.3 V) → Output 2 (1.0 V) ramp with 400 µs delay. Use Value: Guarantees safe power-up without external timers or microcontroller intervention-meets HDMI compliance timing windows. |
| DSP Board Core Supply | Consumer Electronics Dual-Rail System |
Use Scenario: Compact power solution for TI C6000 DSP evaluation board needing 1.4 V core and 3.3 V peripheral rail from 12 V input. IC Role / Device Role / Timing Role: Integrated dual-buck converter with internal soft start and current-mode control for fast transient response. Use Value: Achieves <1% output deviation under 1 A step load due to 30 µS error amplifier transconductance and internal slope compensation. |
Use Scenario: Cost-sensitive audio/video hub requiring isolated 5 V USB and 3.3 V logic rails from single 12 V adapter. IC Role / Device Role / Timing Role: Dual-channel DC/DC converter with independent EN1/EN2 enabling selective rail activation (e.g., USB only on standby). Use Value: Low 70 µA shutdown current extends battery life; ratiometric startup (SEQ floating) simplifies firmware-free power management. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54286PWP | 600 kHz switching frequency vs. 300 kHz; identical pinout and feature set | Better suited for space-constrained designs requiring smaller inductors/capacitors | Select when higher frequency enables reduced passive size and acceptable efficiency trade-off at light loads |
| LM26420XMH/NOPB | 2.2 MHz fixed frequency; 3 A per channel; requires external compensation; no SEQ pin | Lacks programmable sequencing but offers higher current and faster transient response | Prefer when system demands >2 A per rail or tighter output regulation under dynamic load steps |
Compared with TPS54283PWP, TPS54286PWP enables smaller magnetics but increases switching losses, while LM26420XMH/NOPB trades sequencing flexibility for higher current capability and external loop tuning-making TPS54283PWP optimal for cost-sensitive, thermally constrained dual-rail systems requiring precise startup control.
Availability
TPS54283PWP is available at Aetrix Electronics and suitable for set-top box power supplies, digital TV core/IO rails, and DSP board core supply applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS54283PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and manufacturing.
TPS54283PWP belongs to TI's SWIFT™ family of integrated DC/DC converters, engineered specifically for compact, high-efficiency dual-output power supplies in consumer and industrial electronics where board space and design simplicity are critical.
FAQ
What is the maximum input voltage rating for the TPS54283PWP?
The TPS54283PWP has an absolute maximum input voltage rating of 30 V on PVDD1 and PVDD2 pins. Its recommended operating input range is 4.5 V to 28 V. Exceeding 30 V risks permanent damage, and operation above 28 V may violate guaranteed performance specifications such as switching frequency stability and overcurrent accuracy.
How does the SEQ pin affect startup behavior in the TPS54283PWP?
The SEQ pin on the TPS54283PWP determines startup mode: tied to BP enables Output 2→1 sequential startup (~400 µs delay), tied to GND enables Output 1→2 sequential startup, and left floating configures ratiometric startup where both outputs rise proportionally to their final voltages. This single-pin control replaces external sequencing ICs or FPGA-based timing logic.
Can the TPS54283PWP operate with different input sources for each channel?
Yes-the TPS54283PWP supports dual-supply operation: PVDD1 powers only the Channel 1 high-side MOSFET, while PVDD2 powers control logic, EN pull-ups, and the Channel 2 high-side MOSFET. This allows independent sourcing-for example, PVDD1 from a 5 V rail and PVDD2 from a 12 V rail-enabling flexible system-level power architecture.
What is the purpose of the ILIM2 pin on the TPS54283PWP?
The ILIM2 pin on the TPS54283PWP selects the overcurrent protection threshold for Channel 2: grounding it sets 1.5 A, leaving it floating sets 3.0 A, and connecting it to BP also sets 1.5 A. This allows designers to scale external inductors and MOSFETs for asymmetric loads-e.g., 2 A on Channel 1 and 0.8 A on Channel 2-without oversizing components for full 2 A capability on both rails.
Does the TPS54283PWP require external compensation components?
No-the TPS54283PWP integrates full Type II compensation within the error amplifier, eliminating the need for external resistors and capacitors on the FB pins. This simplifies layout, improves reliability, and removes tuning iterations-though external LC filter selection must still follow TI's stability guidelines in the datasheet's Feedback Loop section.
TPS54283PWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 28V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 25.2V
- Current - Output:
- 2A
- Frequency - Switching:
- 310kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-HTSSOP
TPS54283PWP FAQ
1.How can I place an order for TPS54283PWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54283PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54283PWP reliable?
The price and inventory of TPS54283PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54283PWP is usually 5 days.
3.What payment methods are accepted for TPS54283PWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54283PWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54283PWP?
TPS54283PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54283PWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54283PWP?
For technical support, including TPS54283PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54283PWP requirements.
6.How does Aetrix verify that TPS54283PWP is sourced from the original manufacturer or authorized distributors?
All TPS54283PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54283PWP meets industry standards.
7.What is the process for return or replacement of TPS54283PWP?
All TPS54283PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS54283PWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54283PWP part is unused and in its original packaging.
Return procedure for TPS54283PWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54283PWP Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

