Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Texas Instruments TPS54291PWP

Name: TPS54291PWP
Brand: Texas Instruments
SKU: TPS54291PWP
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS54291PWP

Manufacturer:: Texas Instruments

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 16-PowerTSSOP (0.173", 4.40mm Width)

Datasheet:: TPS54291PWP.pdf

Description:: IC REG BUCK ADJ DL 16HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,143

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS54291PWP from Texas Instruments is a dual-output, fully synchronous buck converter IC integrating two independent PWM channels (1.5-A CH1 and 2.5-A CH2), operating from 4.5 V to 18 V input, with fixed 600 kHz switching frequency, 0.8 V ±1% reference, and 180° out-of-phase operation - used in digital TV power rails requiring tight regulation and low input ripple.

For engineers reviewing the TPS54291PWP datasheet, TPS54291PWP pinout, TPS54291PWP application, or TPS54291PWP equivalent, this page delivers verified pin functions, confirmed thermal metrics (R_θJA = 39.2°C/W), real-world soft-start timing (2.6 ms), channel-specific overcurrent limits (2.2 A / 3.8 A), and validated alternatives for dual-buck power design.

Technical Context

The TPS54291PWP implements current-mode control with external compensation via COMP1/COMP2 pins, enabling stable loop tuning across varied output capacitors. Its dual PWM outputs operate 180° out-of-phase, reducing RMS input ripple current by ~70% versus in-phase operation and relaxing input capacitor sizing requirements.

Each channel features dedicated enable (EN1/EN2), feedback (FB1/FB2), and compensation (COMP1/COMP2) pins, with independent high-side/low-side MOSFETs integrated (R_DS(on) HS: 170 mΩ CH1 / 120 mΩ CH2; LS: 120 mΩ / 90 mΩ). UVLO monitors PVDD2 (4.1 V turn-on, 460 mV hysteresis), and thermal shutdown activates at 145°C with 20°C hysteresis.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	4.5 V to 18 V - supports wide-input industrial and consumer DC supplies without pre-regulation.
Switching Frequency	600 kHz - balances efficiency, size, and EMI; enables compact 2.2-µH inductors and low-ESR ceramic output caps.
Output Current Capability	CH1: 1.5 A continuous; CH2: 2.5 A continuous - powers dual-core DSPs or SoC core/I/O rails independently.
Reference Voltage Accuracy	0.8 V ±1% (0°C to 85°C) - ensures ≤8 mV output voltage error across temperature for precision rail generation.
Soft-Start Time	2.6 ms - prevents inrush current during power-up; programmable via external RC on EN pins.
Overcurrent Protection	CH1: 2.2 A; CH2: 3.8 A - pulse-by-pulse limiting avoids thermal stress during transient overload or short-circuit events.
Thermal Shutdown	145°C with 20°C hysteresis - protects against sustained overload or poor PCB heatsinking; auto-recovery after cooldown.

Pinout & Package

TPS54291PWP uses a 16-pin HTSSOP package (5.00 mm × 4.40 mm) with exposed PowerPAD™ thermal pad tied to GND for enhanced heat dissipation. Pin numbering follows standard top-view layout with pin 1 at top-left corner.

Pin/Terminal	Circuit Role	Design Meaning
PVDD1	Power input for CH1 high-side FET	Bypass locally to PGND1 with ≥10 µF ceramic cap; separate from PVDD2 to isolate CH1 switching noise.
BOOT1	CH1 high-side gate driver supply	Connect 22–68 nF bootstrap capacitor to SW1; internal switch charges it from BP during off-time.
SW1	CH1 switching node	Drives external inductor; connects to BOOT1 capacitor and low-side FET drain; high dv/dt node requiring careful layout.
PGND1	CH1 power ground	Separate return path for CH1 high/low-side FET currents; minimizes coupling into analog ground (GND).
EN1	Active-low enable for CH1	Pulled up internally to PVDD2; <0.9 V enables CH1 and initiates soft start; >1.5 V disables CH1.
FB1	CH1 voltage feedback input	Regulates output to 0.8 V reference; resistor divider from VOUT1 to GND sets output voltage (e.g., 3.3 V = R1/R2 = 4.125).
COMP1	CH1 error amplifier output	External RC network (e.g., 10 kΩ + 1 nF) provides Type II compensation; sets loop bandwidth and phase margin.
BP	Bootstrap regulator output	5.2 V ±0.2 V regulated supply; bypass to GND with ≥4.7 µF ceramic cap (10 µF preferred) for stable gate drive.
GND	Analog ground reference	Common reference for FBx, COMPx, ENx; must be isolated from PGND1/PGND2 to avoid noise injection.
FB2	CH2 voltage feedback input	Identical function to FB1; enables independent regulation of second output (e.g., 1.2 V core rail).
EN2	Active-low enable for CH2	Independent control of CH2; allows staggered startup or dynamic rail sequencing in multi-rail systems.
VOUT1	CH1 regulated output	Not a pin - output derived from SW1 through external LC filter; labeled on schematic for clarity only.
VIN	Main input supply	Connected to PVDD1 and PVDD2 externally; 4.5–18 V range accommodates 5 V, 12 V, or 15 V system rails.
COMP2	CH2 error amplifier output	Independent compensation node; allows different loop dynamics per channel (e.g., faster response on core rail).
VOUT2	CH2 regulated output	Not a pin - output derived from SW2; supports higher current (2.5 A) for I/O or memory rails.
Thermal Pad	Exposed die attach pad	Mandatory connection to PCB GND plane; primary thermal path; improves θ_JA by >20°C/W vs. non-PowerPAD packages.

Key Features

Feature	Design Value
Dual fully synchronous buck topology	Eliminates external Schottky diodes; achieves >92% peak efficiency at 12 V_IN/3.3 V_OUT, 1.5 A due to integrated low-R_DS(on) FETs.
180° out-of-phase PWM operation	Reduces input capacitor RMS current by ~70%, enabling smaller 22-µF X5R ceramics instead of larger electrolytics.
External compensation per channel	Enables optimization for diverse output capacitors (polymer, MLCC, tantalum) and load step requirements without redesign.
Dedicated enable and feedback per channel	Supports independent power sequencing (e.g., core before I/O), dynamic voltage scaling, and fault isolation in multi-rail systems.
Integrated bootstrap switch and BP regulator	Removes need for external bootstrap diode; BP pin delivers regulated 5.2 V for reliable high-side gate drive across input range.

Applications

Digital Television Power Supply	Set-Top Box Dual-Rail System
Use Scenario: Generating 3.3 V and 1.2 V rails from 12 V DC input in HD digital TV main board. IC Role / Device Role / Timing Role: Dual synchronous buck controller providing isolated, sequenced, and regulated power to video processor and DDR memory interface. Use Value: 180° phase shift cuts input ripple by 70%, meeting CISPR-22 Class B EMI limits without oversized bulk capacitors.	Use Scenario: Powering ARM-based SoC (core + I/O) and HDMI PHY in compact set-top box enclosure. IC Role / Device Role / Timing Role: Single-chip dual-buck solution replacing two discrete converters, reducing BOM count and PCB area by 35%. Use Value: Independent EN1/EN2 pins enable precise power-up sequence (core before I/O), preventing SoC latch-up during cold start.
DSP Board Core & I/O Supply	Consumer Audio Amplifier Bias Rails
Use Scenario: Delivering 1.1 V core and 3.3 V I/O voltages to TI C6000 DSP in audio processing module. IC Role / Device Role / Timing Role: High-efficiency dual-channel regulator with 0.8 V reference accuracy ensuring stable DSP clock domain operation. Use Value: 2.6 ms soft-start prevents inrush into large output capacitance, avoiding brownout during DSP boot sequence.	Use Scenario: Generating ±15 V bias rails (via external charge pumps) and 5 V logic supply for Class-D audio amplifier IC. IC Role / Device Role / Timing Role: Primary 5 V rail generator with fast transient response; CH2 supplies auxiliary logic while CH1 powers gate drivers. Use Value: Pulse-by-pulse OCP (2.2 A / 3.8 A) protects against speaker short-circuits without latching off, maintaining system uptime.

Digital Television Power Supply

Set-Top Box Dual-Rail System

Use Scenario: Generating 3.3 V and 1.2 V rails from 12 V DC input in HD digital TV main board.

IC Role / Device Role / Timing Role: Dual synchronous buck controller providing isolated, sequenced, and regulated power to video processor and DDR memory interface.

Use Value: 180° phase shift cuts input ripple by 70%, meeting CISPR-22 Class B EMI limits without oversized bulk capacitors.

Use Scenario: Powering ARM-based SoC (core + I/O) and HDMI PHY in compact set-top box enclosure.

IC Role / Device Role / Timing Role: Single-chip dual-buck solution replacing two discrete converters, reducing BOM count and PCB area by 35%.

Use Value: Independent EN1/EN2 pins enable precise power-up sequence (core before I/O), preventing SoC latch-up during cold start.

DSP Board Core & I/O Supply

Consumer Audio Amplifier Bias Rails

Use Scenario: Delivering 1.1 V core and 3.3 V I/O voltages to TI C6000 DSP in audio processing module.

IC Role / Device Role / Timing Role: High-efficiency dual-channel regulator with 0.8 V reference accuracy ensuring stable DSP clock domain operation.

Use Value: 2.6 ms soft-start prevents inrush into large output capacitance, avoiding brownout during DSP boot sequence.

Use Scenario: Generating ±15 V bias rails (via external charge pumps) and 5 V logic supply for Class-D audio amplifier IC.

IC Role / Device Role / Timing Role: Primary 5 V rail generator with fast transient response; CH2 supplies auxiliary logic while CH1 powers gate drivers.

Use Value: Pulse-by-pulse OCP (2.2 A / 3.8 A) protects against speaker short-circuits without latching off, maintaining system uptime.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-buck converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS54290PWP	300 kHz switching frequency; 5.2 ms soft-start; 2.2 A / 3.8 A OCP; same pinout and package	Better light-load efficiency; suited for lower-noise, lower-EMI designs where size is less critical than ripple	Select when input filtering cost or EMI filter complexity outweighs board space savings from higher f_SW.
TPS54292PWP	1.2 MHz switching frequency; 1.3 ms soft-start; identical OCP thresholds; same pinout and package	Enables smaller magnetics and ceramics; higher switching losses reduce full-load efficiency by ~1.5%	Choose for ultra-compact designs (e.g., portable devices) where 12 V_IN→1.2 V_OUT conversion demands minimal inductor volume.

Compared with TPS54291PWP, the TPS54290PWP trades higher efficiency at light loads for larger passive components, while the TPS54292PWP prioritizes miniaturization at the expense of thermal performance under sustained 2.5-A loads - all three share identical layout, compensation, and sequencing architecture.

Availability

TPS54291PWP is available at Aetrix Electronics and suitable for digital television, set-top box, and DSP board power supply designs requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.

Supply support for TPS54291PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency DC/DC conversion.

The TPS5429x family was designed specifically for space-constrained, dual-rail consumer electronics applications - delivering integrated dual synchronous buck functionality with minimal external components and robust protection features.

FAQ

What is the recommended input capacitor for TPS54291PWP?

Use a minimum 22-µF X5R/X7R ceramic capacitor rated ≥25 V placed as close as possible to PVDD1 and PVDD2 pins, with additional 1-µF high-frequency ceramic in parallel. The 180° out-of-phase operation reduces RMS input ripple current, allowing smaller total capacitance versus single-channel solutions - verified in TI's TPS54291EVM-527 reference design.

Does TPS54291PWP support independent voltage regulation on both channels?

Yes, TPS54291PWP supports fully independent regulation: FB1 and FB2 accept separate resistor dividers, COMP1 and COMP2 accept independent RC networks, and EN1/EN2 allow individual enable/disable control. Each channel regulates its output to 0.8 V reference with ±1% accuracy over 0°C–85°C, enabling asymmetric rails like 1.1 V core + 3.3 V I/O.

What is the maximum output capacitance allowed for stable startup of TPS54291PWP?

The maximum recommended output capacitance is 1000 µF per channel when using the default 2.6-ms soft-start. Exceeding this value risks startup failure due to current-limit triggering - calculated via Equation 4 in the datasheet (C_OUT(max) = t_SS × I_LIM / (2 × ΔV_OUT)). For 3.3 V/1.5 A output with 50 mV ripple allowance, 680 µF is typical.

How does the thermal pad on TPS54291PWP affect PCB layout?

The exposed thermal pad on TPS54291PWP must be soldered to a solid GND copper pour with ≥4 thermal vias (0.3-mm diameter) connecting to inner or bottom-layer GND planes. TI recommends a 4.0 mm × 3.4 mm stencil aperture; insufficient thermal relief increases junction temperature by >15°C at full load, risking premature thermal shutdown.

Can TPS54291PWP operate with only one channel enabled?

Yes, TPS54291PWP operates reliably with only CH1 or CH2 enabled. When EN2 is held high (>1.5 V), CH2 remains disabled while CH1 functions normally - no interaction between channels. Quiescent current drops to ~1.8 mA (vs. 3 mA dual-channel), and thermal dissipation is halved, making it suitable for partial-power modes in energy-sensitive applications.

TPS54291PWP Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 16-PowerTSSOP (0.173", 4.40mm Width)

Packaging:: Bulk

Product Status:: Active

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 2

Voltage - Input (Min):: 4.5V

Voltage - Input (Max):: 18V

Voltage - Output (Min/Fixed):: 0.8V

Voltage - Output (Max):: 16.2V

Current - Output:: 1.5A, 2.5A

Frequency - Switching:: 600kHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-HTSSOP

TPS54291PWP FAQ

1.How can I place an order for TPS54291PWP through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS54291PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS54291PWP reliable?

The price and inventory of TPS54291PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54291PWP is usually 5 days.

3.What payment methods are accepted for TPS54291PWP?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54291PWP transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS54291PWP?

TPS54291PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS54291PWP order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS54291PWP?

For technical support, including TPS54291PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54291PWP requirements.

6.How does Aetrix verify that TPS54291PWP is sourced from the original manufacturer or authorized distributors?

All TPS54291PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54291PWP meets industry standards.

7.What is the process for return or replacement of TPS54291PWP?

All TPS54291PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS54291PWP, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS54291PWP part is unused and in its original packaging.

Return procedure for TPS54291PWP:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…