Texas Instruments TPS54292PWP
- Part No.:
- TPS54292PWP
- Manufacturer:
- Texas Instruments
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54292PWP.pdf
- Description:
- IC REG BUCK ADJ DL 16HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,151
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54292PWP from Texas Instruments is a dual-channel, fully synchronous buck converter IC with integrated 1.5-A and 2.5-A MOSFETs, operating from 4.5 V to 18 V input and delivering regulated outputs down to 0.8 V. It features 1.2-MHz fixed switching frequency, 180° out-of-phase PWM operation, and dedicated enable pins per channel-designed for compact, high-efficiency power supplies in digital TVs and set-top boxes.
For engineers reviewing the TPS54292PWP datasheet, TPS54292PWP pinout, TPS54292PWP application, or TPS54292PWP equivalent, key selection considerations include its dual-channel current capability (1.5 A / 2.5 A), 1.2-MHz switching frequency, external compensation architecture, thermal shutdown at 145°C, and HTSSOP-16 PowerPAD™ package with separated power/ground domains.
Technical Context
The TPS54292PWP implements current-mode control with dual independent transconductance error amplifiers (325 µS typical), external R-C compensation on COMP1/COMP2, and internal slope compensation synchronized to a 2.4-MHz oscillator divided by 2. Its 180° out-of-phase operation reduces input ripple current and EMI while enabling smaller input capacitance.
Each channel integrates high-side and low-side MOSFETs with confirmed RDS(on) values: CH1 HS = 265 mΩ max, LS = 190 mΩ max; CH2 HS = 190 mΩ max, LS = 150 mΩ max. UVLO monitors PVDD2 (4.1 V turn-on, 460 mV hysteresis), and soft start is fixed at 1.3 ms for both channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 18 V - supports wide-input industrial and consumer DC supplies without pre-regulation |
| Switching Frequency | 1.2 MHz - enables use of smaller inductors and capacitors; reduces solution footprint |
| Output Current Capability | CH1: 1.5 A continuous; CH2: 2.5 A continuous - supports asymmetric rail requirements (e.g., core + I/O) |
| Feedback Reference Voltage | 0.8 V ±1% (0°C to 85°C) - enables precise output regulation with standard resistor-divider design |
| Overcurrent Protection | CH1: 2.2 A typ; CH2: 3.8 A typ - pulse-by-pulse limiting prevents inductor saturation and thermal runaway |
| Thermal Shutdown | 145°C with 20°C hysteresis - protects against sustained overload or poor PCB thermal design |
| Package | HTSSOP-16 with exposed thermal pad - provides low RθJA = 39.2°C/W for reliable high-power density operation |
Pinout & Package
TPS54292PWP uses a 16-pin HTSSOP (PWP) package with 5.00 mm × 4.40 mm body size and an exposed thermal pad that must be soldered to a PCB ground plane for thermal performance and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVDD1 | Power input for CH1 high-side MOSFET | Must be bypassed locally to PGND1 with ≥10 µF ceramic capacitor; separate from PVDD2 to isolate CH1 switching noise |
| BOOT1 | High-side gate driver supply for CH1 | Connects via 22–68 nF capacitor to SW1; internal switch charges it during off-time; series resistor (2–5 Ω) slows turn-on if needed |
| SW1 | Switch-node output for CH1 | Drives external inductor; connects directly to BOOT1 capacitor and high-side FET source; high dv/dt node requiring careful layout |
| PGND1 | Power ground return for CH1 | Separated from analog GND to prevent switching noise coupling into feedback and control circuitry |
| EN1 | Active-low enable for CH1 | Logic threshold: <0.9 V enables, >1.5 V disables; internal 10 µA pullup to PVDD2 if floating; tie to GND for immediate startup |
| FB1 | Voltage feedback input for CH1 | Regulates output by comparing divider voltage to 0.8 V internal reference; bias current ≤50 nA minimizes divider error |
| COMP1 | Error amplifier output for CH1 | Connect external R-C network to GND for loop compensation; transconductance = 325 µS typical |
| BP | 5.2 V regulated bootstrap supply | Bypass to GND with ≥4.7 µF ceramic (10 µF preferred); powers BOOT1/BOOT2 switches and internal logic |
| GND | Analog ground reference | Reference for FBx, COMPx, and internal circuits; must be connected to thermal pad and kept quiet via star grounding |
| FB2 | Voltage feedback input for CH2 | Same 0.8 V reference and bias spec as FB1; supports independent output voltage setting |
| EN2 | Active-low enable for CH2 | Independent control identical to EN1; allows staggered or selective channel activation |
| COMP2 | Error amplifier output for CH2 | Separate compensation node; enables independent loop tuning for each channel's load and output cap |
| PVDD2 | Main power for control circuitry and CH2 high-side FET | UVLO monitored here (4.1 V turn-on); supplies EN1/EN2 pullups; bypass to PGND2 with ≥10 µF ceramic |
| SW2 | Switch-node output for CH2 | 180° out-of-phase with SW1; reduces net input ripple and improves EMI signature |
| BOOT2 | High-side gate driver supply for CH2 | Functionally identical to BOOT1; requires dedicated 22–68 nF capacitor to SW2 |
| PGND2 | Power ground return for CH2 | Separated from PGND1 and GND to maintain noise isolation between channels |
Key Features
| Feature | Design Value |
|---|---|
| Dual synchronous buck with integrated MOSFETs | Eliminates need for 4 external power FETs and associated gate drivers; reduces BOM count and layout complexity |
| 180° out-of-phase PWM operation | Halves effective input ripple current, allowing ~30% reduction in input bulk capacitance and easing EMI filtering |
| External R-C compensation per channel | Enables optimization for diverse output capacitor types (polymer, MLCC, electrolytic) and load transient profiles |
| Dedicated enable and feedback per channel | Supports independent power sequencing, fault isolation, and dynamic voltage scaling (DVS) in multi-rail systems |
| Integrated bootstrap switch and 5.2-V BP regulator | Removes need for external bootstrap diode and charge pump; simplifies high-side drive and improves reliability |
Applications
| Set-Top Box Power Supply | Digital TV Core/I/O Rails |
|---|---|
Use Scenario: Dual-rail power delivery for SoC core (1.2 V) and HDMI interface (3.3 V) in cable/satellite receivers. IC Role / Device Role / Timing Role: Primary DC-DC controller managing two independent, sequenced output rails with tight regulation and fast transient response. Use Value: 1.2-MHz operation enables compact 2.2-µH inductors; 180° phase shift cuts input capacitor RMS current by 30%, extending capacitor life. |
Use Scenario: Powering video processor core (1.0 V) and memory interface (1.8 V) in 4K UHD television platforms. IC Role / Device Role / Timing Role: Dual-output buck converter providing isolated, independently enabled rails with minimal external components. Use Value: Separate EN1/EN2 pins allow controlled power-up sequence; 0.8 V ±1% reference ensures stable core voltage under varying junction temperature. |
| DSP Board Power Management | Consumer Audio/Video Hub |
Use Scenario: Generating 1.2 V for DSP core and 3.3 V for ADC/DAC peripherals in real-time audio processing modules. IC Role / Device Role / Timing Role: High-efficiency dual converter delivering clean, low-noise supplies with independent soft-start timing. Use Value: 1.3-ms soft-start prevents inrush current into large output caps; current-mode control maintains stability with ceramic output capacitors. |
Use Scenario: Compact power solution for streaming media sticks or smart speakers requiring 1.1 V SoC rail and 5 V USB peripheral rail. IC Role / Device Role / Timing Role: Dual buck IC replacing discrete regulators to meet space-constrained enclosure requirements. Use Value: HTSSOP-16 PowerPAD™ package achieves 39.2°C/W thermal resistance; thermal shutdown at 145°C prevents field failures under sustained load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54291PWP | 600 kHz switching frequency; 2.6-ms soft start; higher RDS(on) (CH1 HS = 265 mΩ max, same as TPS54292PWP) | Better efficiency at medium loads due to lower switching loss; larger magnetics required | Select when optimizing for thermal performance over size; not drop-in due to different fSW and soft-start timing |
| TPS54283PWP | Non-synchronous dual converter; CH1 = 2 A, CH2 = 2 A; no integrated low-side FETs; requires external diodes | Limited to lower-efficiency designs where cost outweighs efficiency; lacks 180° phase shift | Choose only if BOM cost is primary constraint and 1.2-MHz operation or synchronous efficiency is not required |
Compared with TPS54291PWP and TPS54283PWP, the TPS54292PWP delivers highest power density via 1.2-MHz operation and full integration, but requires tighter layout attention for EMI; TPS54291PWP trades frequency for thermal margin, while TPS54283PWP sacrifices efficiency and phase control for lowest component count.
Availability
TPS54292PWP is available at Aetrix Electronics and suitable for digital TV, set-top box, and DSP board designs requiring stable component supply, consistent parametric performance across production lots, and long-term lifecycle support.
Supply support for TPS54292PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and manufacturing.
The TPS5429x family was engineered for space-constrained, high-efficiency dual-rail applications in consumer electronics-emphasizing integration, thermal robustness, and simplified system-level power design.
FAQ
What is the maximum supported output voltage for TPS54292PWP?
The TPS54292PWP supports output voltages from 0.8 V up to 90% of the input voltage (DMAX × VIN), with DMAX = 78%–82% depending on temperature and conditions. For example, with 12 V input, maximum regulated output is approximately 9.4 V. The 0.8 V internal reference and external resistor divider determine the exact value, and the device does not regulate above DMAX × VIN regardless of feedback configuration.
Does TPS54292PWP require external bootstrap diodes?
No, the TPS54292PWP integrates bootstrap switches and a dedicated 5.2-V BP regulator, eliminating the need for external bootstrap diodes. Each BOOT pin (BOOT1/BOOT2) connects only to its respective SW pin via a 22–68 nF capacitor; no diode or external charge pump is required. This integration improves reliability and reduces component count in the final design.
How does the 180° out-of-phase operation benefit system design?
The 180° out-of-phase PWM operation in the TPS54292PWP reduces peak-to-peak and RMS input capacitor ripple current by up to 30% compared to in-phase operation. This allows designers to use smaller, lower-cost input capacitors and achieve lower EMI emissions-critical for meeting FCC/CE compliance in consumer audio/video products without adding shielding or complex filters.
Can TPS54292PWP operate with only one channel enabled?
Yes, the TPS54292PWP supports independent channel operation: EN1 controls CH1 and EN2 controls CH2. Either channel can be disabled (by pulling ENx >1.5 V) while the other remains active. When one channel is disabled, its high- and low-side FETs turn off, and the output decays through the load and output capacitor-no cross-regulation or instability occurs between channels.
What thermal derating applies to TPS54292PWP in a standard 2-layer PCB layout?
In a standard 2-layer PCB with 1 oz copper and minimal thermal vias to inner ground planes, the TPS54292PWP's junction-to-ambient thermal resistance (RθJA) rises to ~55°C/W-versus the datasheet's 39.2°C/W measured on a high-copper test board. At 12 V input and full 2.5-A CH2 load, this implies ~35°C junction rise above ambient, requiring ambient limits below 90°C for safe 125°C max junction operation.
TPS54292PWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 16.2V
- Current - Output:
- 1.5A, 2.5A
- Frequency - Switching:
- 1.2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
TPS54292PWP FAQ
1.How can I place an order for TPS54292PWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54292PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54292PWP reliable?
The price and inventory of TPS54292PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54292PWP is usually 5 days.
3.What payment methods are accepted for TPS54292PWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54292PWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54292PWP?
TPS54292PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54292PWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54292PWP?
For technical support, including TPS54292PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54292PWP requirements.
6.How does Aetrix verify that TPS54292PWP is sourced from the original manufacturer or authorized distributors?
All TPS54292PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54292PWP meets industry standards.
7.What is the process for return or replacement of TPS54292PWP?
All TPS54292PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS54292PWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54292PWP part is unused and in its original packaging.
Return procedure for TPS54292PWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54292PWP Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

