Texas Instruments TPS54311PWPR
- Part No.:
- TPS54311PWPR
- Manufacturer:
- Texas Instruments
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54311PWPR.pdf
- Description:
- IC REG BUCK 0.9V 3A 20HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,063
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54311PWPR from Texas Instruments is a 3-A synchronous buck PWM converter with integrated 60-mΩ high- and low-side MOSFETs, fixed 0.9-V output voltage, and 1.0% initial accuracy. It operates from 3-V to 6-V input, delivers up to 3 A continuous output current, and features internal compensation, fast transient response, and powergood signaling - used in point-of-load regulation for DSPs, FPGAs, and microprocessors.
For engineers reviewing the TPS54311PWPR datasheet, TPS54311PWPR pinout, TPS54311PWPR application, or TPS54311PWPR equivalent, key selection considerations include its fixed 0.9-V output, HTSSOP-20 PowerPAD™ package with thermal vias, 350/550 kHz fixed or 280–700 kHz adjustable switching frequency, and integrated current limiting with thermal shutdown.
Technical Context
The TPS54311PWPR implements a voltage-mode synchronous buck topology with an internally compensated error amplifier (26 dB open-loop gain, 3–5 MHz unity-gain bandwidth) and adaptive dead-time control to prevent shoot-through. Its PWM comparator features 70–85 ns propagation delay and 100 ns leading-edge blanking for robust current limit detection.
It integrates undervoltage lockout (2.95 V start, 2.8 V stop, 0.16 V hysteresis), programmable slow-start (3.3 ms typical internal time), and a regulated 2.8-V VBIAS rail for internal circuitry. The device supports continuous conduction mode only and uses a single-phase, monolithic architecture with no external gate drivers required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.9 V ±2.5% over –40°C to 125°C, 0–3 A load, 3–6 V input - enables direct core supply for low-voltage processors. |
| Input Voltage Range | 3 V to 6 V - compatible with 3.3-V and 5-V intermediate bus architectures without pre-regulation. |
| Continuous Output Current | 3 A - supported by integrated 60-mΩ high- and low-side MOSFETs, eliminating external power switches. |
| Switching Frequency | Fixed 350 kHz or 550 kHz (via FSEL), or 280–700 kHz adjustable (via RT resistor) - balances efficiency, size, and EMI performance. |
| Thermal Resistance (RθJA) | 26.0 °C/W with soldered PowerPAD™ - requires thermal vias and AGND/PGND copper planes for full 3-A operation at 125°C junction. |
| Powergood Threshold | 90% of 0.891-V reference (≈0.802 V) with 3% hysteresis - provides reliable system reset and sequencing for downstream logic. |
| Quiescent Current | 6.2–9.6 mA at 350 kHz, 8.4–12.8 mA at 550 kHz - enables efficient light-load operation in always-on subsystems. |
Pinout & Package
TPS54311PWPR is housed in a thermally enhanced 20-pin HTSSOP (PWP) package with exposed PowerPAD™ for direct PCB thermal coupling. The package measures 6.5 mm × 4.4 mm × 1.2 mm and requires solder connection of the PowerPAD™ to AGND for optimal thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (Pin 1) | Analog ground reference | Return for compensation network, VBIAS capacitor, SS/ENA capacitor, and RT/FSEL resistors - must be connected to PowerPAD™ and isolated from PGND plane. |
| VSENSE (Pin 2) | Error amplifier inverting input | Direct connection to output voltage feedback node - determines regulation accuracy and loop stability. |
| PWRGD (Pin 4) | Open-drain powergood output | Asserts low when VSENSE < 90% Vref, UVLO active, or SS/ENA disabled - used for processor reset and supply sequencing. |
| BOOT (Pin 5) | Bootstrap supply for high-side driver | Connects via 0.022–0.1 µF ceramic capacitor to PH - generates floating gate drive voltage for integrated high-side MOSFET. |
| PH (Pins 6–10) | Phase node | Junction of internal high- and low-side MOSFETs - connects to output inductor; requires low-inductance layout to minimize switching losses. |
| RT (Pin 20) | Frequency setting resistor input | Resistor to AGND sets switching frequency from 280–700 kHz - enables EMI optimization and inductor size reduction. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 60-mΩ MOSFETs | Enables 3-A output without external switches; reduces BOM count and layout area while maintaining >90% efficiency at 2 A with 5-V input → 0.9-V output. |
| Internally compensated control loop | Eliminates need for external compensation components; supports standard 4.7–10 µH inductors and simplifies design for rapid prototyping. |
| Fast transient response | 10–20 µs recovery time under load steps - maintains tight regulation during FPGA core voltage transients and processor burst modes. |
| Programmable slow-start | 3.3 ms typical internal ramp (extendable externally) - prevents inrush current damage to input capacitors and downstream loads. |
| Thermal shutdown with hysteresis | 150°C trip point, 10°C hysteresis - protects against sustained overload or poor heatsinking without requiring external thermal sensors. |
Applications
| Processor Core Supply | FPGA I/O Bank Regulation |
|---|---|
|
Use Scenario: Providing stable 0.9-V supply to ARM Cortex-A series CPU cores operating at up to 1.5 GHz. IC Role / Device Role / Timing Role: Primary point-of-load regulator delivering tightly regulated voltage with sub-20 µs transient recovery. Use Value: Maintains core voltage within ±2.5% across 0–3 A dynamic load steps, preventing timing violations and system crashes. |
Use Scenario: Powering 1.2-V or 1.35-V I/O banks on Xilinx Artix-7 FPGAs from a 3.3-V intermediate rail. IC Role / Device Role / Timing Role: Secondary buck converter generating clean, low-noise I/O supply synchronized to configuration clock. Use Value: Delivers 3-A peak current with <10 mV ripple, meeting FPGA I/O voltage tolerance and signal integrity requirements. |
| ASIC Memory Interface | Industrial DSP Power Rail |
|
Use Scenario: Supplying DDR3 memory termination voltage (VTT = 0.9 V) in telecom baseband processing units. IC Role / Device Role / Timing Role: Bidirectional current-sourcing/sinking regulator supporting memory bus pull-up/pull-down currents. Use Value: Sinks up to 3 A continuously during memory read cycles, eliminating need for discrete sink circuits or dual-rail designs. |
Use Scenario: Generating 0.9-V core voltage for TI C674x DSPs in motor control and industrial automation systems. IC Role / Device Role / Timing Role: High-reliability power stage with thermal shutdown and powergood monitoring for safety-critical firmware execution. Use Value: Ensures deterministic boot and runtime behavior via PWRGD assertion and 125°C junction-rated operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54312PWPR | Fixed 1.2-V output (vs. 0.9 V); identical pinout, package, and feature set. | Used where higher core voltage is required (e.g., older ARM9 or Cortex-M4 designs). | Select when target SoC specifies 1.2-V nominal core voltage - drop-in replacement with no layout changes. |
| MP2338GJ-Z | Monolithic 3-A buck with 0.8-V reference, 2.5–6-V input, but no PowerPAD™ thermal enhancement or PWRGD output. | Suitable for space-constrained consumer applications where thermal margin is less critical and sequencing is handled externally. | Choose for cost-sensitive designs lacking sequencing requirements and with adequate board-level thermal management. |
Compared with TPS54312PWPR, the TPS54311PWPR offers lower output voltage for advanced low-power cores, while MP2338GJ-Z trades integrated powergood and superior thermal performance for smaller footprint and lower unit cost.
Availability
TPS54311PWPR is available at Aetrix Electronics and suitable for processor core supplies, FPGA I/O regulation, ASIC memory interfaces, and industrial DSP power rails requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS54311PWPR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC-DC conversion.
The TPS54311PWPR belongs to TI's SWIFT™ family of synchronous buck regulators, designed specifically for high-density, low-voltage point-of-load applications in computing, communications, and industrial systems.
FAQ
What is the output voltage tolerance of the TPS54311PWPR over temperature and load?
The TPS54311PWPR delivers a fixed 0.9-V output with ±2.5% regulation over –40°C to 125°C junction temperature, 3–6 V input, and 0–3 A load. This specification is guaranteed by internal trimming of the 0.891-V reference and error amplifier offset, ensuring consistent core voltage delivery across environmental extremes. The TPS54311PWPR maintains this accuracy without external calibration or compensation components.
Does the TPS54311PWPR require external compensation components?
No, the TPS54311PWPR features an internally compensated control loop optimized for standard 4.7–10 µH inductors and common output capacitor values. This eliminates the need for external RC networks on the COMP pin, reducing design complexity and PCB area. The TPS54311PWPR achieves stable operation with minimal external parts while retaining fast transient response and robust phase margin.
How does the TPS54311PWPR handle overcurrent conditions?
The TPS54311PWPR employs cycle-by-cycle peak current limiting with 100 ns leading-edge blanking to ignore switch turn-on spikes. When current exceeds the threshold (4.2–6.5 A depending on input voltage), the high-side MOSFET turns off within 200 ns. During sustained overload, thermal shutdown activates at 150°C junction temperature, providing redundant protection beyond current limiting alone. The TPS54311PWPR remains fully functional after fault clearance.
Can the TPS54311PWPR be synchronized to an external clock?
No, the TPS54311PWPR does not include a SYNC pin and cannot be externally synchronized. It supports only three frequency modes: fixed 350 kHz (FSEL ≤0.8 V), fixed 550 kHz (FSEL ≥2.5 V), or adjustable 280–700 kHz (FSEL floating + RT resistor). For synchronization capability, consider the pin-compatible TPS54310 or newer SWIFT™ devices like TPS543C20A that include dedicated SYNC functionality.
What thermal design guidance applies to the TPS54311PWPR's PowerPAD™?
The TPS54311PWPR's exposed PowerPAD™ must be soldered to a dedicated AGND copper plane with ≥10 thermal vias (0.3-mm diameter, filled or capped) connecting to inner-layer ground planes. TI specifies RθJA = 26.0 °C/W under defined 2-layer test board conditions - omitting vias or using insufficient copper reduces thermal performance significantly. The TPS54311PWPR's 3-A rating assumes full thermal implementation per SLMA002 land pattern guidelines.
TPS54311PWPR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.9V
- Voltage - Output (Max):
- -
- Current - Output:
- 3A
- Frequency - Switching:
- 350kHz, 550kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
TPS54311PWPR FAQ
1.How can I place an order for TPS54311PWPR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54311PWPR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54311PWPR reliable?
The price and inventory of TPS54311PWPR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54311PWPR is usually 5 days.
3.What payment methods are accepted for TPS54311PWPR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54311PWPR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54311PWPR?
TPS54311PWPR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54311PWPR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54311PWPR?
For technical support, including TPS54311PWPR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54311PWPR requirements.
6.How does Aetrix verify that TPS54311PWPR is sourced from the original manufacturer or authorized distributors?
All TPS54311PWPR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54311PWPR meets industry standards.
7.What is the process for return or replacement of TPS54311PWPR?
All TPS54311PWPR units undergo pre-shipment inspection (PSI). If there is an issue with TPS54311PWPR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54311PWPR part is unused and in its original packaging.
Return procedure for TPS54311PWPR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54311PWPR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

