Texas Instruments TPS54317RHFTG4
- Part No.:
- TPS54317RHFTG4
- Manufacturer:
- Texas Instruments
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
TPS54317RHFTG4.pdf
- Description:
- IC REG BUCK ADJ 3A 24VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,819
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54317RHFTG4 from Texas Instruments is a 3-A synchronous step-down DC/DC converter with adjustable output voltage down to 0.9 V, 1% reference accuracy, 280–1600 kHz adjustable switching frequency, and integrated 60-mΩ high-side/low-side MOSFETs. It delivers stable 1.8-V power to FPGAs and DSPs in point-of-load applications with fast transient response and thermal shutdown protection.
For engineers reviewing the TPS54317RHFTG4 datasheet, TPS54317RHFTG4 pinout, TPS54317RHFTG4 application, or TPS54317RHFTG4 equivalent, key selection criteria include input voltage range (3–6 V), output current capability (3 A continuous), thermal performance in QFN-24 PowerPAD™, external compensation flexibility, and PWRGD signaling for system sequencing and fault monitoring.
Technical Context
The TPS54317RHFTG4 implements a voltage-mode PWM control architecture with an externally compensated error amplifier (90–110 dB open-loop gain, 3–5 MHz unity-gain bandwidth) and adaptive dead-time logic. Its internal 0.891-V precision reference enables ±1% output regulation over line, load, and temperature.
It integrates dual N-channel MOSFETs (rDS(on) = 59 mΩ @ 6 V, 85 mΩ @ 3 V), a dedicated VBIAS LDO (2.7–2.9 V output), and independent analog (AGND) and power (PGND) ground paths to isolate noise-sensitive control circuitry from high-current switching nodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3 A continuous - supports high-density PoL rails for FPGAs and microprocessors without external current boosting. |
| Input Voltage Range | 3 V to 6 V - compatible with 3.3-V and 5-V intermediate bus architectures in telecom and networking systems. |
| Output Voltage Accuracy | ±1% over temp/load - ensures tight regulation for core voltages of modern ASICs and DSPs. |
| Switching Frequency | 280 kHz to 1600 kHz - adjustable via RT resistor or SYNC pin; enables optimization of size vs. efficiency and EMI compliance. |
| Integrated MOSFETs | 60-mΩ high-side + low-side - eliminates external power switches, reduces BOM count, and improves thermal efficiency at full load. |
| Power Good Output | Open-drain PWRGD with 90% Vref threshold - provides reliable system reset and sequencing control with 35-µs deglitch. |
| Thermal Shutdown | 135–165°C trip point with 10°C hysteresis - protects against sustained overload or poor PCB thermal design. |
Pinout & Package
TPS54317RHFTG4 uses a thermally enhanced 24-pin QFN (RHF) package with exposed PowerPAD™ for efficient heat dissipation. The package measures 4 mm × 5 mm and requires soldering the thermal pad to AGND for optimal thermal performance (θJA = 19.7°C/W on standard 4-layer board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PH (Pins 4–9) | Phase node | Switching node connecting internal MOSFETs to external inductor; must be routed with minimal loop area to reduce EMI and voltage spikes. |
| PGND (Pins 11–14) | Power ground | High-current return path for low-side FET and input/output capacitors; requires wide copper pour and direct connection to input/output bulk caps. |
| VIN (Pins 15–17) | Main input supply | 3–6 V input rail; bypassed with ≥10-μF X5R/X7R ceramic capacitor placed adjacent to VIN/PGND pins. |
| VSENSE (Pin 24) | Error amplifier inverting input | Feedback node for output voltage divider; connects to resistor network setting VOUT = 0.891 V × (1 + R1/R2). |
| COMP (Pin 1) | Error amplifier output | Connects external Type III compensation network (R/C/Z) between COMP and VSENSE to stabilize loop dynamics. |
| SS/ENA (Pin 19) | Enable & slow-start control | Logic-enable input (1.2 V threshold); also accepts external capacitor to extend soft-start time beyond internal 3.35 ms. |
| PWRGD (Pin 2) | Power-good indicator | Open-drain output pulled low until VSENSE ≥ 0.9 × Vref; used for processor reset or supply sequencing. |
| BOOT (Pin 3) | Bootstrap supply | Drives high-side FET gate; requires 0.022–0.1 μF low-ESR ceramic capacitor between BOOT and PH. |
Key Features
| Feature | Design Value |
|---|---|
| Externally compensated control loop | Enables precise tuning of phase margin and transient response for diverse output capacitor types (ceramic, polymer, hybrid) and load profiles. |
| Adjustable switching frequency (280–1600 kHz) | Allows trade-off between inductor size (higher fsw) and conduction loss (lower fsw); supports EMI spread-spectrum synchronization via SYNC pin. |
| Dual ground architecture (AGND/PGND) | Separates noise-sensitive analog circuitry (error amp, reference, COMP) from high-dI/dt power paths, improving stability and PSRR. |
| Integrated VBIAS regulator | Provides clean 2.7–2.9 V bias supply for internal circuitry and optionally powers external circuits-reducing need for auxiliary LDOs. |
| Peak current limit + thermal shutdown | Protects against short-circuit, overload, and thermal runaway; current limit trips at 4–7.5 A depending on input voltage. |
Applications
| FPGA Core Power Supply | DSP Point-of-Load Regulation |
|---|---|
|
Use Scenario: Delivering tightly regulated 1.2-V or 1.8-V core voltage to Xilinx Artix-7 or Intel Cyclone V FPGA under dynamic load transients up to 2 A/µs. IC Role / Device Role / Timing Role: Primary synchronous buck regulator providing low-noise, high-efficiency DC/DC conversion with PWRGD signaling for FPGA configuration sequencing. Use Value: Achieves >90% efficiency at 2 A with <15-mV output ripple, enabling compact layout and eliminating need for post-regulation LDOs. |
Use Scenario: Powering TI C6000 DSPs in broadband baseband processing units where input is derived from a 5-V backplane. IC Role / Device Role / Timing Role: Adjustable-output buck converter delivering 1.0-V to 1.4-V at 3 A with fast transient recovery (<10 µs) to maintain signal integrity during burst-mode operation. Use Value: External compensation and 1% reference accuracy ensure stable regulation across -40°C to 125°C ambient, meeting industrial-grade reliability requirements. |
| Optical Line Card Power | Networking ASIC Bias Rail |
|
Use Scenario: Generating 3.3-V auxiliary rail for SFP+ transceivers and laser drivers in optical transport equipment operating in confined thermal envelopes. IC Role / Device Role / Timing Role: High-density, thermally optimized DC/DC converter leveraging PowerPAD™ and 4 mm × 5 mm footprint to fit within tight card spacing constraints. Use Value: 19.7°C/W θJA and 1.7°C/W θJC enable full 3-A operation without heatsinks, reducing bill-of-materials and assembly cost. |
Use Scenario: Supplying 1.1-V I/O or memory interface voltage to Marvell ARMADA or Broadcom StrataXGS ASICs in enterprise switches. IC Role / Device Role / Timing Role: Synchronous buck regulator with programmable frequency (via RT) to avoid interference with SerDes clock harmonics and meet CISPR-22 Class B EMI limits. Use Value: SYNC pin supports external clock injection at 330–1600 kHz, allowing deterministic EMI placement and simplifying EMC validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54318RHLR | Same 3-A rating and RHF package, but includes integrated 2-A LDO for auxiliary rail generation; higher quiescent current (12.8 mA vs. 9.6 mA typical). | Preferred when dual-rail (core + I/O) power is required on same IC; not drop-in due to extra LDO pins and different pinout. | Select TPS54318RHLR only if auxiliary LDO functionality is needed; otherwise TPS54317RHFTG4 offers lower IQ and simpler compensation. |
| MP2333HG-LL-Z | 3-A monolithic buck with 4.5–28 V input, fixed 500 kHz fsw, no external compensation; smaller 3 mm × 3 mm QFN-12 package. | Suitable for wider-input industrial applications but lacks adjustable frequency, PWRGD, and VBIAS - limiting use in sequenced digital systems. | Choose MP2333HG-LL-Z for cost-sensitive, wide-input designs without sequencing or precision regulation needs; TPS54317RHFTG4 remains superior for high-performance digital loads. |
Compared with TPS54318RHLR and MP2333HG-LL-Z, the TPS54317RHFTG4 uniquely balances design flexibility (external compensation, adjustable fsw, dual grounds), precision (1% Vref, 90% duty cycle), and thermal robustness (PowerPAD™), making it optimal for FPGA/DSP core rails where regulation accuracy and transient response are critical.
Availability
TPS54317RHFTG4 is available at Aetrix Electronics and suitable for FPGA power delivery, DSP point-of-load regulation, and optical line card auxiliary supplies requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS54317RHFTG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability DC/DC conversion.
The TPS54317RHFTG4 belongs to TI's SWIFT™ family of synchronous buck converters, designed specifically for high-efficiency, high-density point-of-load power in space-constrained digital systems like networking, telecom, and computing infrastructure.
FAQ
What is the recommended input voltage range for the TPS54317RHFTG4?
The TPS54317RHFTG4 operates with a nominal input voltage range of 3 V to 6 V, supporting common intermediate bus voltages such as 3.3 V and 5 V. Operation below 3 V is prohibited by the undervoltage lockout (UVLO) circuit, which disables the device until VIN exceeds 2.95 V. This ensures reliable startup and prevents erratic behavior during brownout conditions.
Does the TPS54317RHFTG4 require external compensation components?
Yes, the TPS54317RHFTG4 is externally compensated - its COMP pin must be connected to VSENSE via a Type III compensation network (typically two resistors and two capacitors). This design allows engineers to tailor loop stability and transient response for specific output capacitor ESR, capacitance, and load characteristics, unlike fixed-compensation alternatives.
How does the PWRGD pin function on the TPS54317RHFTG4?
The PWRGD pin on the TPS54317RHFTG4 is an open-drain output that goes high (pulled up externally) only when the output voltage reaches and maintains ≥90% of the internal 0.891-V reference (i.e., ≥0.802 V). It remains low during startup, fault conditions, or when SS/ENA is inactive - enabling precise power sequencing and processor reset in multi-rail systems.
Can the TPS54317RHFTG4 synchronize to an external clock?
Yes, the TPS54317RHFTG4 supports external synchronization via its SYNC pin, accepting TTL/CMOS-compatible clock signals from 330 kHz to 1600 kHz. When synchronized, the internal oscillator locks to the external frequency, allowing EMI reduction through deterministic switching and avoiding beat frequencies in multi-converter systems.
What thermal considerations apply to the TPS54317RHFTG4's PowerPAD™ package?
The TPS54317RHFTG4's exposed thermal pad (Pin 25) must be soldered to a solid AGND copper plane using ≥6 thermal vias (0.013" diameter) to achieve rated 3-A performance. On a standard 4-layer board, this yields θJA = 19.7°C/W; insufficient thermal relief causes junction temperature to exceed 150°C, triggering thermal shutdown and derating output current.
TPS54317RHFTG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.891V
- Voltage - Output (Max):
- 3.3V
- Current - Output:
- 3A
- Frequency - Switching:
- 350kHz, 550kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-VQFN (5x4)
TPS54317RHFTG4 FAQ
1.How can I place an order for TPS54317RHFTG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54317RHFTG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54317RHFTG4 reliable?
The price and inventory of TPS54317RHFTG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54317RHFTG4 is usually 5 days.
3.What payment methods are accepted for TPS54317RHFTG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54317RHFTG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54317RHFTG4?
TPS54317RHFTG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54317RHFTG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54317RHFTG4?
For technical support, including TPS54317RHFTG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54317RHFTG4 requirements.
6.How does Aetrix verify that TPS54317RHFTG4 is sourced from the original manufacturer or authorized distributors?
All TPS54317RHFTG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54317RHFTG4 meets industry standards.
7.What is the process for return or replacement of TPS54317RHFTG4?
All TPS54317RHFTG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS54317RHFTG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54317RHFTG4 part is unused and in its original packaging.
Return procedure for TPS54317RHFTG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54317RHFTG4 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

