My Inquiry
My Account
Texas Instruments TPS54350MPWPREP
- Part No.:
- TPS54350MPWPREP
- Manufacturer:
- Texas Instruments
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54350MPWPREP.pdf
- Description:
- IC REG BUCK ADJ 3A 16HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,254
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54350MPWPREP from Texas Instruments is a radiation-hardened, synchronous buck PWM converter with integrated high-side MOSFET and external low-side MOSFET driver, supporting 4.5–20 V input, 3-A continuous output, adjustable down to 0.891 V (±2%), 250–700 kHz programmable switching frequency, and -55°C to +125°C operation for space-grade point-of-load regulation.
For engineers reviewing the TPS54350MPWPREP datasheet, TPS54350MPWPREP pinout, TPS54350MPWPREP application, or TPS54350MPWPREP equivalent, key selection considerations include its extended temperature range, internal slow-start, power-good signaling, 180° synchronization capability, and thermal shutdown with hiccup recovery - all critical for high-reliability FPGA, DSP, and ASIC power rails in harsh environments.
Technical Context
The TPS54350MPWPREP implements a voltage-mode PWM control architecture with feed-forward modulation (Km = 8 V/V), adaptive dead-time control to prevent shoot-through, and an error amplifier featuring 60–80 dB open-loop gain and 1–2.8 MHz unity-gain bandwidth. Its internal oscillator operates at twice the PWM frequency and supports bidirectional SYNC for precise phase alignment.
It integrates a 100-mA LSG gate driver for external N-channel MOSFETs, a 100-mΩ high-side FET (at VGS = 8 V), and a precision 0.891-V reference trimmed during production. Undervoltage lockout (UVLO) is configurable via external resistor divider on UVLO pin, and current limiting uses high-side RDS(on) sensing with hiccup-mode recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 20 V - supports wide industrial and aerospace bus voltages including 5 V, 12 V, and 18 V rails. |
| Output Current | 3 A continuous - delivers stable power to mid-range FPGAs, DSPs, and microprocessors without external heatsinking under typical PCB layout. |
| Output Voltage Accuracy | ±2% at 0.891 V - enables tight regulation of core voltages for sensitive digital loads with minimal margin overhead. |
| Switching Frequency | 250 kHz to 700 kHz (adjustable via RT pin) - allows optimization of size (higher fs) vs. efficiency (lower fs) and EMI filtering requirements. |
| Operating Temperature | -55°C to +125°C - qualified per JEDEC/industry standards for extended life in space, avionics, and downhole applications. |
| Thermal Shutdown | 165°C trip with 7°C hysteresis - protects against sustained overload or poor thermal design while enabling automatic recovery. |
| Power Good Output | Open-drain PWRGD with 97% threshold and frequency-dependent delay - provides reliable system-level power sequencing and fault detection. |
Pinout & Package
TPS54350MPWPREP is housed in a thermally enhanced 16-pin HTSSOP (PWP) PowerPAD™ package with exposed thermal pad soldered to PGND/AGND plane for optimal junction-to-board thermal resistance (42.1°C/W with proper PCB layout).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 1, 2) | Input supply rail | Bypassed with ≥10-µF ceramic capacitor; powers internal bias circuits and high-side FET. |
| UVLO (Pin 3) | Undervoltage lockout control | Configurable start/stop thresholds via external resistor divider; overrides default 4.5 V startup. |
| PWRGD (Pin 4) | Power status indicator | Open-drain output pulled low during faults (UVLO, overcurrent, thermal, slow-start); requires external pullup. |
| RT (Pin 5) | Frequency programming | Resistor to AGND sets fSW from 250–700 kHz; floating or grounded selects fixed 500 kHz or 250 kHz. |
| SYNC (Pin 6) | Bidirectional sync I/O | Outputs 180°-out-of-phase signal when RT is floating/grounded; accepts falling-edge sync input when RT is resistor-programmed. |
| ENA (Pin 7) | Enable control | Logic-high (>0.5 V) enables operation; internal pullup allows float-to-enable; drives low during hiccup fault. |
| COMP (Pin 8) | Error amplifier output | Connects to VSENSE via RC compensation network; 1.5 mA drive capability supports Type II/III compensation. |
| VSENSE (Pin 9) | Feedback node | Inverting input of error amplifier; connected to resistor divider from output to set regulated voltage. |
| AGND (Pin 10) | Analog ground reference | Internally isolated analog return; must be tied to PGND and PowerPAD for noise immunity and stability. |
| PGND (Pin 11) | Power ground return | Carries high di/dt currents from LSG driver; connects directly to PowerPAD and AGND for low-inductance path. |
| VBIAS (Pin 12) | Bias supply output | Stable ~7.8 V source (1 mA max); requires 1-µF X7R/X5R ceramic bypass for internal analog and LSG driver. |
| LSG (Pin 13) | Low-side gate driver | 100-mA push-pull output for external N-MOSFET; no series gate resistor needed per TI design guidelines. |
| PH (Pins 14, 15) | Phase node connection | High-current switching node tied to inductor; dual pins reduce parasitic inductance and improve thermal spreading. |
| BOOT (Pin 16) | Bootstrap supply | Charged via 0.1-µF ceramic cap from PH; supplies gate drive voltage for high-side FET above VIN. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 100-mΩ high-side MOSFET | Enables compact 3-A solution without external high-side switch; reduces BOM count and layout complexity. |
| 180° out-of-phase synchronization | Allows two TPS54350MPWPREP units to share input capacitor and halve RMS input ripple current, reducing required bulk capacitance. |
| Adjustable undervoltage lockout | External resistor divider on UVLO pin permits custom startup voltage (e.g., 7.8 V), preventing premature enable under brownout conditions. |
| Internal slow-start (1150 cycles) | Ramps reference voltage linearly to limit inrush current during startup; time scales inversely with switching frequency (e.g., ~4.6 ms at 250 kHz). |
| Hiccup-mode overcurrent protection | Disables high-side FET and resets slow-start upon current limit violation; restarts automatically after fixed hiccup timeout (~4.5 ms at 500 kHz). |
Applications
| Point-of-Load Regulation for FPGAs | Avionics Power Distribution |
|---|---|
Use Scenario: Supplying 1.2 V @ 2.5 A to Xilinx Kintex-7 FPGA core logic with tight transient response and sequencing compliance. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering dynamically scaled core voltage with PWRGD-driven FPGA configuration handshake. Use Value: ±2% output accuracy and 180° sync capability minimize input capacitor size and meet DO-254 power integrity requirements. | Use Scenario: Generating 3.3 V @ 3 A for flight control computer I/O interfaces in MIL-STD-704A-compliant airborne systems. IC Role / Device Role / Timing Role: Radiation-tolerant DC/DC converter operating across -55°C to +125°C ambient, synchronized to central clock for EMI reduction. Use Value: Extended temperature qualification and controlled baseline manufacturing ensure long-term reliability in uncooled avionics bays. |
| Spacecraft Payload Power | Downhole Telemetry Systems |
Use Scenario: Providing 0.891 V @ 3 A to radiation-hardened ASICs in low-earth orbit payloads with strict mass and thermal constraints. IC Role / Device Role / Timing Role: High-efficiency point-of-load regulator using external low-side MOSFET and PowerPAD™ thermal interface for passive conduction cooling. Use Value: 165°C thermal shutdown with 7°C hysteresis prevents latch-up during solar flare-induced junction heating events. | Use Scenario: Regulating 5 V @ 2 A for sensor front-end electronics in oil/gas well logging tools exposed to >150°C ambient and vibration. IC Role / Device Role / Timing Role: Ruggedized buck controller with external Schottky diode fallback mode and UVLO override for battery-backed brownout resilience. Use Value: Adjustable UVLO (via Pin 3) ensures clean startup only after battery recovers to safe voltage, avoiding repeated cycling in marginal conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5117MH/NOPB | Higher 6-A rating, external high- and low-side FETs, no integrated high-side switch; requires more external components. | Used where higher current or discrete FET optimization is required; lacks radiation-hardened qualification and extended temp grade. | Select LM5117MH/NOPB only if >3 A output or discrete FET tuning is mandatory; not drop-in compatible due to different pinout and control architecture. |
| TPS544B20RVFT | 4-A output, integrated dual FETs, PMBus interface, 0.6-V min output; commercial temp range (-40°C to +125°C) only. | Targets high-density server and telecom POL; lacks EP-grade qualification, UVLO configurability, and SYNC phase control. | Choose TPS544B20RVFT for digitally managed, higher-current commercial designs; not suitable for space/avionics due to temp and reliability gaps. |
Compared with LM5117MH/NOPB and TPS544B20RVFT, the TPS54350MPWPREP uniquely combines radiation-hardened process, extended -55°C to +125°C operation, integrated high-side FET, and 180° sync in a single 16-pin package - making it the only qualified option for mission-critical embedded systems requiring both performance and environmental resilience.
Availability
TPS54350MPWPREP is available at Aetrix Electronics and suitable for aerospace power distribution, satellite payload regulation, and downhole instrumentation requiring stable component supply across extended temperature and radiation-exposed environments.
Supply support for TPS54350MPWPREP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability ICs, with decades of heritage in space-grade and military-spec power management solutions.
The TPS54350MPWPREP belongs to TI's SWIFT™ family of high-performance DC/DC converters, designed specifically for radiation-tolerant, extended-temperature point-of-load applications in defense, aerospace, and industrial infrastructure.
FAQ
What is the maximum output current capability of the TPS54350MPWPREP?
The TPS54350MPWPREP delivers up to 3 A of continuous output current under recommended operating conditions (TJ ≤ 125°C, proper PCB thermal design). Peak current limit is specified at 4.5 A typical (3–7.2 A range), but sustained operation above 3 A requires careful thermal management and may trigger thermal shutdown or hiccup mode depending on ambient and layout.
Does the TPS54350MPWPREP support external synchronization, and how is it configured?
Yes, the TPS54350MPWPREP supports bidirectional synchronization via the SYNC pin. When the RT pin is resistor-programmed (250–700 kHz), SYNC functions as a falling-edge-triggered input. When RT is floating or grounded, SYNC outputs a signal 180° out of phase with the PH rising edge. This enables precise interleaving of multiple TPS54350MPWPREP units to reduce input ripple.
Can the TPS54350MPWPREP operate with only a Schottky diode instead of an external MOSFET?
Yes, the TPS54350MPWPREP supports diode-based operation: leave the LSG pin open and connect a Schottky diode from PGND to PH. The internal low-side MOSFET remains active for light-load CCM operation, but full efficiency requires an external N-channel MOSFET driven by LSG. Diode mode is acceptable for lower-current or cost-sensitive designs where <90% efficiency is tolerable.
What is the purpose of the UVLO pin on the TPS54350MPWPREP, and how is it used?
The UVLO pin (Pin 3) allows customization of the input voltage startup and shutdown thresholds beyond the internal defaults (4.5 V start / 3.97 V stop). By connecting an external resistor divider from VIN to AGND, designers can set precise turn-on voltages - e.g., 7.8 V startup for battery-backed systems - ensuring reliable operation only when input meets system-level brownout margins.
How does the TPS54350MPWPREP handle overcurrent conditions, and what recovery behavior occurs?
Upon overcurrent detection (high-side RDS(on) sensing), the TPS54350MPWPREP enters hiccup mode: ENA is pulled low, high-side FET disabled, and slow-start reset. After a fixed hiccup timeout (~4.5 ms at 500 kHz), ENA releases and soft-start resumes. This protects against sustained shorts while allowing automatic recovery without manual reset - critical for unattended remote systems using the TPS54350MPWPREP.
TPS54350MPWPREP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 0.891V
- Voltage - Output (Max):
- 17.2V
- Current - Output:
- 3A
- Frequency - Switching:
- 250kHz, 500kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -55°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
TPS54350MPWPREP FAQ
1.How can I place an order for TPS54350MPWPREP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54350MPWPREP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54350MPWPREP reliable?
The price and inventory of TPS54350MPWPREP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54350MPWPREP is usually 5 days.
3.What payment methods are accepted for TPS54350MPWPREP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54350MPWPREP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54350MPWPREP?
TPS54350MPWPREP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54350MPWPREP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54350MPWPREP?
For technical support, including TPS54350MPWPREP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54350MPWPREP requirements.
6.How does Aetrix verify that TPS54350MPWPREP is sourced from the original manufacturer or authorized distributors?
All TPS54350MPWPREP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54350MPWPREP meets industry standards.
7.What is the process for return or replacement of TPS54350MPWPREP?
All TPS54350MPWPREP units undergo pre-shipment inspection (PSI). If there is an issue with TPS54350MPWPREP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54350MPWPREP part is unused and in its original packaging.
Return procedure for TPS54350MPWPREP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54350MPWPREP Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
