Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Texas Instruments TPS54350PWP

Name: TPS54350PWP
Brand: Texas Instruments
SKU: TPS54350PWP
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS54350PWP

Manufacturer:: Texas Instruments

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 16-PowerTSSOP (0.173", 4.40mm Width)

Datasheet:: TPS54350PWP.pdf

Description:: IC REG BUCK ADJ 3A 16HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:503

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS54350PWP from Texas Instruments is a medium-current synchronous buck PWM converter with integrated 100 mΩ high-side MOSFET and external low-side gate driver (LSG), supporting adjustable output down to 0.891 V at ±1% reference accuracy, 250–700 kHz programmable switching frequency, and 180° out-of-phase synchronization for multi-rail systems in LCD monitors and FPGA point-of-load applications.

For engineers reviewing the TPS54350PWP datasheet, TPS54350PWP pinout, TPS54350PWP application, or TPS54350PWP equivalent, key selection criteria include its 4.5–20 V input range, 3-A continuous output capability, thermal shutdown at 165°C, internal slow-start timing (2.3–4.6 ms), and compatibility with external low-side MOSFETs or Schottky diodes in thermally enhanced 16-pin TSSOP PowerPAD packaging.

Technical Context

The TPS54350PWP implements feed-forward modulator control with constant 8 V/V gain across 250–700 kHz, adaptive dead-time logic preventing shoot-through between high- and low-side switches, and bidirectional SYNC functionality-output when RT is grounded/floating, input when RT is resistor-programmed. Its error amplifier delivers 60–80 dB open-loop gain and 1.0–2.8 MHz unity-gain bandwidth for robust transient response.

Undervoltage lockout initiates at 4.49 V (VIN) or 1.24 V (UVLO pin), with 350 mV hysteresis; enable threshold is 0.5 V on ENA; power good (PWRGD) asserts after 2–4 ms delay and triggers at 97% of set output voltage. Thermal shutdown trips at 165°C with 7°C hysteresis, and overcurrent protection uses peak MOSFET R_DS(on) sensing with hiccup-mode recovery.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	4.5 V to 20 V - supports wide industrial input rails including 5 V, 12 V, and 19 V adapters without pre-regulation.
Output Voltage Accuracy	±1% at 0.891 V reference - enables precise regulation for low-voltage DSP/FPGA cores requiring tight tolerance.
Switching Frequency	250 kHz (fixed), 500 kHz (fixed), or 250–700 kHz (adjustable via RT resistor) - balances efficiency, size, and EMI in space-constrained designs.
Continuous Output Current	3 A - sustained delivery under full load with thermal derating per PWP package dissipation ratings (2.36 W @ 25°C ambient).
High-Side R_DS(on)	100–300 mΩ (VIN = 12 V / 4.5 V) - defines conduction loss and thermal rise; lower R_DS(on) at higher VIN improves light-load efficiency.
Synchronization Mode	180° out-of-phase bidirectional SYNC - enables interleaved operation with second TPS54350PWP to halve input ripple current and reduce bulk capacitance.
Thermal Shutdown	165°C trip with 7°C hysteresis - protects against sustained overload or poor PCB thermal design while enabling automatic recovery.

Pinout & Package

TPS54350PWP is housed in a thermally enhanced 16-pin HTSSOP (PWP) PowerPAD™ package with exposed thermal pad connected to PGND/AGND. The PowerPAD must be soldered to a dedicated copper area with thermal vias for reliable 3-A operation.

Pin/Terminal	Circuit Role	Design Meaning
1, 2 VIN	Input supply rail	Bypassed with ≥10 µF ceramic capacitor; supplies high-side switch and bias regulator.
3 UVLO	Undervoltage lockout override	External resistor divider adjusts start/stop thresholds; default is 4.49 V start / 3.69 V stop.
4 PWRGD	Open-drain power-good indicator	Asserts high impedance when VSENSE ≥ 97% of target; delays 2–4 ms to reject startup transients.
5 RT	Frequency programming node	Resistor to AGND sets f_SW = 250–700 kHz; floating = 500 kHz; grounded = 250 kHz.
6 SYNC	Bidirectional sync I/O	Outputs falling-edge signal 180° out-of-phase with PH when RT grounded/floating; accepts falling-edge sync input when RT resistor-set.
7 ENA	Enable control	Pulled up internally; <0.5 V disables switching and resets slow-start; no external pullup required.
8 COMP	Error amplifier output	Connects to VSENSE via RC compensation network to stabilize loop dynamics and ensure phase margin.
9 VSENSE	Inverting input of error amplifier	Feedback node for output voltage divider; referenced to 0.891 V internal bandgap.
10 AGND	Analog ground reference	Internally isolated low-noise ground; must connect to PowerPAD and PGND for stable reference.
11 PGND	Power ground return	Carries high di/dt currents from LSG driver; connects to PowerPAD and AGND for low-impedance path.
12 VBIAS	Internal 7.5–8.0 V bias supply	Powers analog circuits and LSG driver; requires 1.0 µF X7R/X5R ceramic bypass capacitor.
13 LSG	Low-side gate driver output	100 mA capable; directly drives n-channel MOSFET gate; leave open if using Schottky diode.
14, 15 PH	Phase node connection	Connects to LC filter inductor; carries high-frequency switching current; ties to BOOT capacitor.
16 BOOT	Bootstrap capacitor node	0.1 µF ceramic cap from BOOT to PH provides gate drive voltage for high-side MOSFET.

Key Features

Feature	Design Value
Integrated 100 mΩ high-side MOSFET	Enables compact 3-A buck design without external high-side switch; reduces BOM count and layout complexity.
Adjustable 250–700 kHz switching frequency	Allows optimization of inductor size, efficiency, and EMI filtering across input/output combinations.
180° out-of-phase synchronization	Supports dual-phase interleaving to cut input RMS ripple current by ~30%, reducing bulk capacitor stress.
Internal slow-start (2.3–4.6 ms)	Prevents inrush current during startup; timing scales inversely with f_SW to maintain consistent ramp rate.
Programmable undervoltage lockout	External resistor divider on UVLO pin enables custom input brown-in/brown-out thresholds for system-level sequencing.
Power-good output with fault detection	PWRGD indicates valid regulation and flags faults including overcurrent, thermal shutdown, UVLO, and slow-start state.

Applications

Industrial Point-of-Load Regulation	FPGA Core Supply
Use Scenario: Regulating 1.2 V or 1.8 V for ASICs in programmable logic controllers with 4.5–18 V DC input rails. IC Role / Device Role / Timing Role: Primary synchronous buck controller managing dynamic load steps up to 2 A/µs with fast transient response. Use Value: Internal 8 V/V feed-forward modulator gain maintains stable loop performance across input voltage changes, minimizing output deviation during line transients.	Use Scenario: Delivering 1.0 V @ 3 A to Xilinx Spartan-6 FPGA core with strict ±3% tolerance and low noise. IC Role / Device Role / Timing Role: Adjustable-output buck converter with 0.891 V reference and ±1% accuracy ensuring compliance with core voltage specs. Use Value: 165°C thermal shutdown with 7°C hysteresis prevents permanent damage during thermal overload, enabling safe automatic recovery without system reset.
LCD Monitor Power Tree	Computer Peripheral DC-DC
Use Scenario: Generating 5 V and 3.3 V rails from 12 V input in thin-bezel LCD monitor main board with EMI constraints. IC Role / Device Role / Timing Role: Synchronized buck controller operating at 500 kHz with 180° phase shift relative to companion TPS54350PWP. Use Value: Interleaved operation halves input ripple frequency, allowing smaller 10 µF input ceramic capacitors instead of larger electrolytics.	Use Scenario: Powering USB 3.0 hub controller and PHY ICs requiring clean 3.3 V supply with fast enable/disable control. IC Role / Device Role / Timing Role: Enable-controlled buck regulator with ENA pin accepting logic-level signals for power sequencing. Use Value: Internal pullup on ENA eliminates need for external resistor; <0.5 V disable threshold ensures compatibility with standard GPIO outputs.

Industrial Point-of-Load Regulation

FPGA Core Supply

Use Scenario: Regulating 1.2 V or 1.8 V for ASICs in programmable logic controllers with 4.5–18 V DC input rails.

IC Role / Device Role / Timing Role: Primary synchronous buck controller managing dynamic load steps up to 2 A/µs with fast transient response.

Use Value: Internal 8 V/V feed-forward modulator gain maintains stable loop performance across input voltage changes, minimizing output deviation during line transients.

Use Scenario: Delivering 1.0 V @ 3 A to Xilinx Spartan-6 FPGA core with strict ±3% tolerance and low noise.

IC Role / Device Role / Timing Role: Adjustable-output buck converter with 0.891 V reference and ±1% accuracy ensuring compliance with core voltage specs.

Use Value: 165°C thermal shutdown with 7°C hysteresis prevents permanent damage during thermal overload, enabling safe automatic recovery without system reset.

LCD Monitor Power Tree

Computer Peripheral DC-DC

Use Scenario: Generating 5 V and 3.3 V rails from 12 V input in thin-bezel LCD monitor main board with EMI constraints.

IC Role / Device Role / Timing Role: Synchronized buck controller operating at 500 kHz with 180° phase shift relative to companion TPS54350PWP.

Use Value: Interleaved operation halves input ripple frequency, allowing smaller 10 µF input ceramic capacitors instead of larger electrolytics.

Use Scenario: Powering USB 3.0 hub controller and PHY ICs requiring clean 3.3 V supply with fast enable/disable control.

IC Role / Device Role / Timing Role: Enable-controlled buck regulator with ENA pin accepting logic-level signals for power sequencing.

Use Value: Internal pullup on ENA eliminates need for external resistor; <0.5 V disable threshold ensures compatibility with standard GPIO outputs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS543320RHLR	Higher 4-A output, 2.2-MHz fixed frequency, QFN-18 package, integrated compensation; no UVLO pin or SYNC I/O.	Targets space-constrained, high-density boards where footprint and layout simplicity outweigh programmability needs.	Choose TPS543320RHLR only if 2.2-MHz operation and smaller QFN package are prioritized over frequency adjustability and synchronization flexibility.
LM2678SDX-ADJ/NOPB	Non-synchronous buck, 5-A output, 260 kHz fixed frequency, SOIC-8 package, no LSG driver or SYNC capability.	Suitable for cost-sensitive, lower-efficiency applications where external Schottky diode use is acceptable and thermal budget allows.	Choose LM2678SDX-ADJ/NOPB only if synchronous operation, 180° interleaving, and adjustable frequency are not required.

Compared with TPS54350PWP, TPS543320RHLR offers higher current and integration but sacrifices programmable frequency and bidirectional SYNC; LM2678SDX-ADJ/NOPB provides higher current at lower cost but lacks synchronous efficiency, thermal performance, and advanced control features essential for modern low-voltage loads.

Availability

TPS54350PWP is available at Aetrix Electronics and suitable for industrial point-of-load regulation, FPGA core supply, LCD monitor power trees, and computer peripheral DC-DC conversion requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for TPS54350PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and manufacturing.

The TPS54350PWP belongs to TI's SWIFT™ family of high-performance DC-DC converters, engineered specifically for efficient, compact, and reliable point-of-load regulation in space- and thermal-constrained applications such as displays, computing, and industrial automation.

FAQ

What is the maximum continuous output current supported by the TPS54350PWP?

The TPS54350PWP supports 3-A continuous output current under recommended operating conditions (T_J ≤ 125°C). This rating assumes proper PCB thermal design with the PowerPAD soldered to a 3″ × 3″ 2-oz copper area and thermal vias. At ambient temperatures above 70°C, derating applies per the package dissipation table: 1.31 W at 70°C and 0.95 W at 85°C.

Does the TPS54350PWP require an external low-side MOSFET to operate?

No, the TPS54350PWP does not require an external low-side MOSFET. It can operate in non-synchronous mode using only an external Schottky diode from PH to ground. However, connecting an n-channel MOSFET to the LSG pin enables synchronous rectification, improving efficiency-especially at higher loads-by replacing diode conduction loss with lower R_DS(on) loss.

How is the output voltage set on the TPS54350PWP?

The output voltage of the TPS54350PWP is set using a resistive divider from VOUT to AGND, feeding the VSENSE pin. The internal reference is 0.891 V, so R2 = R1 × (0.891 / (V_OUT − 0.891)). For example, to set 3.3 V with R1 = 10 kΩ, R2 = 3.74 kΩ. The datasheet provides a table of common values and warns that minimum controllable on-time limits achievable V_OUT at high f_SW and low V_IN.

Can the TPS54350PWP synchronize to an external clock source?

Yes, the TPS54350PWP can synchronize to an external clock via the SYNC pin-but only when the RT pin is configured with a resistor to AGND (i.e., externally setting switching frequency). In this mode, SYNC becomes a falling-edge-triggered input accepting frequencies from 225 kHz to 770 kHz. The RT resistor must be selected to program the oscillator within ±10% of the external sync frequency for reliable locking.

What thermal management requirements apply to the TPS54350PWP package?

The TPS54350PWP uses a 16-pin HTSSOP PowerPAD™ package requiring soldering of the exposed thermal pad to a dedicated copper pour connected to PGND/AGND with ≥6 thermal vias (0.33 mm diameter, 1.5 mm pitch). Under worst-case conditions (T_A = 85°C), the package power rating drops to 0.95 W; exceeding this without adequate heatsinking risks triggering thermal shutdown at 165°C.

TPS54350PWP Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: SWIFT™

Package/Case:: 16-PowerTSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Active

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 4.5V

Voltage - Input (Max):: 20V

Voltage - Output (Min/Fixed):: 0.891V

Voltage - Output (Max):: 17.2V

Current - Output:: 3A

Frequency - Switching:: 250kHz, 500kHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-HTSSOP

TPS54350PWP FAQ

1.How can I place an order for TPS54350PWP through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS54350PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS54350PWP reliable?

The price and inventory of TPS54350PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54350PWP is usually 5 days.

3.What payment methods are accepted for TPS54350PWP?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54350PWP transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS54350PWP?

TPS54350PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS54350PWP order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS54350PWP?

For technical support, including TPS54350PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54350PWP requirements.

6.How does Aetrix verify that TPS54350PWP is sourced from the original manufacturer or authorized distributors?

All TPS54350PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54350PWP meets industry standards.

7.What is the process for return or replacement of TPS54350PWP?

All TPS54350PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS54350PWP, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS54350PWP part is unused and in its original packaging.

Return procedure for TPS54350PWP:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…