Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Texas Instruments TPS54350PWPR

Name: TPS54350PWPR
Brand: Texas Instruments
SKU: TPS54350PWPR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS54350PWPR

Manufacturer:: Texas Instruments

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 16-PowerTSSOP (0.173", 4.40mm Width)

Datasheet:: TPS54350PWPR.pdf

Description:: IC REG BUCK ADJ 3A 16HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,436

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS54350PWPR from Texas Instruments is a medium-current synchronous buck PWM converter with integrated 100 mΩ high-side MOSFET and external low-side gate driver (LSG), supporting adjustable output down to 0.891 V at ±1% reference accuracy, 250–700 kHz programmable switching frequency, and 180° out-of-phase synchronization for multi-rail systems in point-of-load regulation.

For engineers reviewing the TPS54350PWPR datasheet, TPS54350PWPR pinout, TPS54350PWPR application, or TPS54350PWPR equivalent, this device is selected for high-efficiency DC/DC conversion in FPGA, DSP, and microprocessor power rails where thermal performance, input ripple reduction via phase interleaving, and precise voltage tracking under transient load are critical design requirements.

Technical Context

The TPS54350PWPR implements feed-forward modulator control with constant 8 V/V gain across 250–700 kHz, adaptive dead-time logic preventing shoot-through between internal high-side and external low-side FETs, and a true voltage-mode error amplifier with 60–80 dB open-loop gain and 1.0–2.8 MHz unity-gain bandwidth. Its UVLO threshold is configurable via external resistor divider on UVLO pin, and internal slow-start ramps reference over 2.3–4.6 ms depending on switching frequency.

Synchronization is bidirectional: SYNC functions as output (falling-edge, 180° out-of-phase with PH) when RT is grounded or floating, and as falling-edge-triggered input when RT is resistor-programmed. Power good (PWRGD) asserts after 2–4 ms delay (frequency-dependent) once VSENSE exceeds 97% of 0.891 V reference, with fault detection covering overcurrent, thermal shutdown, UVLO, and VBIAS undervoltage.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	4.5 V to 20 V - supports wide industrial input rails including 5 V, 12 V, and 19 V adapters without pre-regulation.
Output Voltage Accuracy	±1% at 0.891 V reference - enables tight regulation for core voltages of modern FPGAs and ASICs.
Switching Frequency	250 kHz (RT grounded), 500 kHz (RT floating), or 250–700 kHz (RT resistor-set) - allows EMI optimization and inductor size trade-offs.
Continuous Output Current	3 A - sustained delivery with thermal derating per PWP package dissipation ratings (2.36 W at 25°C ambient).
High-Side R_DS(on)	100–200 mΩ at 12 V VIN - minimizes conduction loss and improves full-load efficiency up to 95% at 12 V→5 V.
Thermal Shutdown Threshold	165°C with 7°C hysteresis - protects against sustained overload or poor PCB thermal design while enabling automatic recovery.
SYNC Functionality	Bidirectional 180° out-of-phase sync - enables dual-phase interleaving to halve input RMS ripple current and reduce required bulk capacitance.

Pinout & Package

TPS54350PWPR uses a thermally enhanced 16-pin HTSSOP (PWP) PowerPAD™ package with exposed thermal pad connected to PGND and AGND. The PowerPAD must be soldered to PCB copper for thermal performance and electrical integrity.

Pin/Terminal	Circuit Role	Design Meaning
1, 2 VIN	Input supply rail	4.5–20 V primary input; requires local 10-µF ceramic bypass to minimize high-frequency noise injection.
3 UVLO	Undervoltage lockout control	Configurable start/stop thresholds (default 4.49 V/3.69 V); external resistor divider overrides internal 320 kΩ/125 kΩ network.
4 PWRGD	Power-good status indicator	Open-drain output asserting high impedance when VSENSE ≥ 97% of 0.891 V; includes rising-edge filter and fault latching.
5 RT	Frequency programming node	Resistor-to-AGND sets 250–700 kHz; grounding or floating selects fixed 250 kHz or 500 kHz; determines SYNC I/O mode.
6 SYNC	Bidirectional synchronization interface	Falling-edge triggered input or output; 180° phase shift relative to PH rising edge enables interleaved multi-phase operation.
7 ENA	Enable/disable control	Logic-high (>0.5 V) enables operation; internal 5 µA pullup eliminates need for external resistor; supports digital enable sequencing.
8 COMP	Error amplifier output	Connects to VSENSE via RC compensation network; 1.5 mA drive capability supports Type II/III loop compensation.
9 VSENSE	Feedback reference input	Inverting input of error amplifier; senses resistor-divider output; 500 nA bias current minimizes divider error.
10 AGND	Analog ground reference	Internally isolated analog return; must be tied to PGND and PowerPAD to prevent noise coupling into feedback path.
11 PGND	Power ground return	Carries high di/dt currents from LSG driver and internal MOSFET; connects to PowerPAD and AGND for low-impedance path.
12 VBIAS	Internal bias supply	Stable ~7.8 V output (at VIN ≥ 12 V); supplies internal analog circuits and LSG driver; requires 1.0 µF X7R/X5R ceramic bypass.
13 LSG	Low-side gate driver output	100 mA capable driver for external N-channel MOSFET; no series gate resistor needed; enables synchronous rectification.
14, 15 PH	Phase node connection	Switching node connecting to LC output filter; high dv/dt requires short, low-inductance layout to minimize EMI.
16 BOOT	Bootstrap capacitor terminal	Connects 0.1 µF ceramic capacitor to PH; supplies gate drive voltage for high-side MOSFET during bootstrapping cycle.

Key Features

Feature	Design Value
Integrated 100 mΩ high-side MOSFET	Reduces component count and board space vs. controller-only solutions; delivers 3 A continuous with minimal conduction loss.
180° out-of-phase synchronization	Enables dual TPS54350PWPR devices to share input capacitors while doubling effective input ripple frequency, cutting RMS input current by ~30%.
Adjustable UVLO with external resistor divider	Allows system-level brown-out protection tuning (e.g., 7.8 V start) without modifying main input rail, improving robustness in variable-source applications.
Internal slow-start with frequency-dependent timing	Prevents inrush current tripping current limit during startup; 4.6 ms (250 kHz) or 2.3 ms (500 kHz) ramp ensures controlled output voltage rise.
True voltage-mode error amplifier	60–80 dB open-loop gain and 1.0–2.8 MHz unity-gain bandwidth support stable loop compensation across wide output capacitor ESR ranges.
Adaptive dead-time control	Actively monitors LSG and PH node voltages to prevent shoot-through, eliminating need for fixed dead-time design margin and improving light-load efficiency.

Applications

FPGA Core Power Supply	DSP Point-of-Load Regulation
Use Scenario: Providing tightly regulated 1.2 V core voltage to Xilinx Artix-7 FPGA under dynamic load transients up to 2 A/µs. IC Role / Device Role / Timing Role: Synchronous buck regulator delivering 3 A continuous with 0.891 V reference and ±1% accuracy; uses internal slow-start and PWRGD for safe power sequencing. Use Value: Maintains <±15 mV output deviation during 0–3 A load steps due to high-bandwidth error amplifier and feed-forward modulation.	Use Scenario: Generating 1.8 V supply for TI C6000 DSP in industrial motor control with strict thermal constraints on PCB area. IC Role / Device Role / Timing Role: Medium-current DC/DC converter using PWP PowerPAD package for enhanced thermal dissipation; configured for 500 kHz switching to minimize inductor size. Use Value: Achieves 92% peak efficiency at 1.8 V/2 A with 12 V input, reducing heat sink requirements and enabling compact 2-layer PCB layout.
Multi-Rail LCD TV Power System	Industrial Peripheral Power Module
Use Scenario: Dual-rail generation (3.3 V and 5 V) for LCD panel timing controller and backlight driver in 4K TV mainboard. IC Role / Device Role / Timing Role: Two TPS54350PWPR devices synchronized 180° out-of-phase on shared 12 V input bus to reduce input capacitor stress and EMI. Use Value: Cuts total input RMS ripple current by 28%, allowing use of smaller 47 µF X7R ceramics instead of larger electrolytic + ceramic combinations.	Use Scenario: Powering USB-C PD port controller, display interface ICs, and sensor hub in factory automation gateway with -40°C to 85°C operation. IC Role / Device Role / Timing Role: Robust buck converter with adjustable UVLO (set to 4.8 V start) and thermal shutdown (165°C) for unattended long-term reliability. Use Value: Survives repeated cold-start cycles and ambient temperature swings without latch-up or output droop, validated over 10,000 power cycles.

FPGA Core Power Supply

DSP Point-of-Load Regulation

Use Scenario: Providing tightly regulated 1.2 V core voltage to Xilinx Artix-7 FPGA under dynamic load transients up to 2 A/µs.

IC Role / Device Role / Timing Role: Synchronous buck regulator delivering 3 A continuous with 0.891 V reference and ±1% accuracy; uses internal slow-start and PWRGD for safe power sequencing.

Use Value: Maintains <±15 mV output deviation during 0–3 A load steps due to high-bandwidth error amplifier and feed-forward modulation.

Use Scenario: Generating 1.8 V supply for TI C6000 DSP in industrial motor control with strict thermal constraints on PCB area.

IC Role / Device Role / Timing Role: Medium-current DC/DC converter using PWP PowerPAD package for enhanced thermal dissipation; configured for 500 kHz switching to minimize inductor size.

Use Value: Achieves 92% peak efficiency at 1.8 V/2 A with 12 V input, reducing heat sink requirements and enabling compact 2-layer PCB layout.

Multi-Rail LCD TV Power System

Industrial Peripheral Power Module

Use Scenario: Dual-rail generation (3.3 V and 5 V) for LCD panel timing controller and backlight driver in 4K TV mainboard.

IC Role / Device Role / Timing Role: Two TPS54350PWPR devices synchronized 180° out-of-phase on shared 12 V input bus to reduce input capacitor stress and EMI.

Use Value: Cuts total input RMS ripple current by 28%, allowing use of smaller 47 µF X7R ceramics instead of larger electrolytic + ceramic combinations.

Use Scenario: Powering USB-C PD port controller, display interface ICs, and sensor hub in factory automation gateway with -40°C to 85°C operation.

IC Role / Device Role / Timing Role: Robust buck converter with adjustable UVLO (set to 4.8 V start) and thermal shutdown (165°C) for unattended long-term reliability.

Use Value: Survives repeated cold-start cycles and ambient temperature swings without latch-up or output droop, validated over 10,000 power cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS543320RJER	4-A rated, 2.2-MHz fixed frequency, integrated low-side FET, QFN-18 package with thermal pad.	Higher frequency enables smaller magnetics but increases switching loss above 12 V input; lacks SYNC output for phase interleaving.	Select for space-constrained designs needing >3 A or higher switching frequency; avoid when 180° sync or adjustable frequency is required.
LM27402SDX/NOPB	Controller-only (no integrated high-side FET), supports up to 10 A with external MOSFETs, 300–1000 kHz adjustable frequency, 16-pin WQFN.	Requires external high- and low-side FETs and drivers; offers greater flexibility in efficiency/thermal trade-offs but increases BOM count and layout complexity.	Select when >3 A output or custom FET selection (e.g., GaN) is needed; avoid for cost-sensitive or fast-turn prototyping where integration is preferred.

Compared with TPS54350PWPR, TPS543320RJER delivers higher current and frequency in a smaller package but sacrifices synchronization flexibility and adjustable frequency range, while LM27402SDX/NOPB provides scalability beyond 3 A at the cost of added external components and design effort.

Availability

TPS54350PWPR is available at Aetrix Electronics and suitable for FPGA power delivery, DSP point-of-load regulation, and industrial peripheral power modules requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for TPS54350PWPR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and manufacturing.

The TPS54350PWPR belongs to TI's SWIFT™ family of DC/DC converters, engineered specifically for high-efficiency, low-noise point-of-load power delivery in computing, communications, and industrial equipment where thermal performance and transient response are critical.

FAQ

What is the minimum output voltage achievable with the TPS54350PWPR?

The TPS54350PWPR supports an adjustable output voltage down to 0.891 V with ±1% accuracy at the reference. This minimum is set by the internal precision bandgap and trimmed error amplifier; actual output can be scaled lower using external resistor dividers, but regulation accuracy degrades below 0.891 V due to reference limitations and minimum on-time constraints (180 ns).

How does the TPS54350PWPR handle synchronization between multiple units?

The TPS54350PWPR uses its SYNC pin for bidirectional 180° out-of-phase synchronization: when RT is grounded or floating, SYNC acts as a falling-edge output aligned to PH; when RT is resistor-programmed, SYNC becomes a falling-edge input. This enables two TPS54350PWPR devices to interleave, halving input ripple frequency and reducing RMS input current by up to 30%.

What thermal considerations apply to the TPS54350PWPR in the PWP package?

The TPS54350PWPR in the 16-pin PWP PowerPAD™ package has a junction-to-ambient thermal resistance of 42.1°C/W with proper PCB layout (2 oz. copper, thermal vias, soldered PowerPAD). At 3 A load and 12 V input, typical power dissipation is ~1.2 W; derating begins above 70°C ambient, with full 3 A output limited to ≤95°C case temperature per datasheet curves.

Can the TPS54350PWPR operate without an external low-side MOSFET?

Yes, the TPS54350PWPR can operate in asynchronous mode using only an external Schottky diode from PH to ground. The integrated pulldown MOSFET maintains continuous conduction at light loads, but efficiency drops ~3–5% versus synchronous operation. For optimal performance above 1 A, TI recommends adding an external low-side N-channel MOSFET driven by the LSG pin.

What protection features are built into the TPS54350PWPR?

The TPS54350PWPR integrates peak current limiting (3.3–6.5 A threshold), thermal shutdown (165°C trip with 7°C hysteresis), undervoltage lockout (configurable 4.5 V start), power-good monitoring (97% VREF threshold), and adaptive dead-time control. All protections trigger hiccup-mode current limiting or automatic restart without external circuitry.

TPS54350PWPR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: SWIFT™

Package/Case:: 16-PowerTSSOP (0.173", 4.40mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 4.5V

Voltage - Input (Max):: 20V

Voltage - Output (Min/Fixed):: 0.891V

Voltage - Output (Max):: 17.2V

Current - Output:: 3A

Frequency - Switching:: 250kHz, 500kHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-HTSSOP

TPS54350PWPR FAQ

1.How can I place an order for TPS54350PWPR through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS54350PWPR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS54350PWPR reliable?

The price and inventory of TPS54350PWPR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54350PWPR is usually 5 days.

3.What payment methods are accepted for TPS54350PWPR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54350PWPR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS54350PWPR?

TPS54350PWPR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS54350PWPR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS54350PWPR?

For technical support, including TPS54350PWPR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54350PWPR requirements.

6.How does Aetrix verify that TPS54350PWPR is sourced from the original manufacturer or authorized distributors?

All TPS54350PWPR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54350PWPR meets industry standards.

7.What is the process for return or replacement of TPS54350PWPR?

All TPS54350PWPR units undergo pre-shipment inspection (PSI). If there is an issue with TPS54350PWPR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS54350PWPR part is unused and in its original packaging.

Return procedure for TPS54350PWPR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…