My Inquiry
My Account
Texas Instruments TPS54355PWP
- Part No.:
- TPS54355PWP
- Manufacturer:
- Texas Instruments
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54355PWP.pdf
- Description:
- IC REG BUCK 2.5V 3A 16HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,402
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54355PWP from Texas Instruments is a synchronous buck PWM converter with integrated 100 mΩ high-side MOSFET, supporting 2.5 V fixed output at up to 3 A continuous current, 500 kHz switching frequency (RT pin floating), and external low-side MOSFET drive via LSG pin for enhanced efficiency in point-of-load regulation.
For engineers reviewing the TPS54355PWP datasheet, TPS54355PWP pinout, TPS54355PWP application, or TPS54355PWP equivalent, key selection considerations include its 2.5 V fixed output, 4.5–20 V input range, internal slow-start (2.2 ms at 500 kHz), Power Good (PWRGD) open-drain status signal, and 180° synchronization capability for multi-phase input ripple reduction.
Technical Context
The TPS54355PWP implements feed-forward PWM modulation with constant modulator gain (8 V/V) independent of input voltage, enabling stable transient response across 4.5–20 V input. Its adaptive dead-time control prevents shoot-through by sequencing LSG and PH driver turn-on based on gate voltage thresholds (<1 V).
It features a bidirectional SYNC pin that operates as an output (180° out-of-phase falling edge relative to PH) when RT is floating or grounded, or as a falling-edge-triggered input when RT is resistor-programmed - enabling precise multi-converter phase alignment without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.5 V ±1% over 100 mA–3 A load, TJ = 25°C; ±2% over full temperature/load range |
| Input Voltage Range | 4.5 V to 20 V - supports 5 V, 12 V, and 19 V nominal rails common in industrial and computing systems |
| Switching Frequency | 500 kHz (RT pin floating) - enables compact magnetics and reduced output ripple vs. 250 kHz mode |
| Continuous Output Current | 3 A - sustained delivery with thermal shutdown at 165°C and current limit hiccup recovery |
| High-Side rDS(ON) | 100–200 mΩ at VIN = 12 V - determines conduction loss and thermal rise under full load |
| Power Good Threshold | 97% of nominal output (2.425 V) with 4 ms rising-edge delay at 250 kHz - ensures reliable system power sequencing |
| UVLO Start/Stop | Internal thresholds: 4.49 V start / 3.69 V stop - configurable via external divider on UVLO pin |
Pinout & Package
TPS54355PWP uses a thermally enhanced 16-pin HTSSOP (PWP) PowerPAD™ package with exposed thermal pad tied to PGND/AGND for improved junction-to-board thermal resistance (42.1°C/W with soldered pad).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 1, 2) | Main input supply connection | Bypassed with ≥10 µF ceramic capacitor; supplies high-side switch and bias regulator |
| UVLO (Pin 3) | Undervoltage lockout control | External resistor divider overrides default 4.49 V startup threshold; hysteresis = 350 mV |
| PWRGD (Pin 4) | Open-drain power status indicator | Drives low if VSENSE < 97%, during thermal shutdown, overcurrent, or slow-start - no pull-up required |
| RT (Pin 5) | Frequency programming node | Ground = 250 kHz; floating = 500 kHz; resistor to AGND sets 250–700 kHz - also controls SYNC I/O mode |
| SYNC (Pin 6) | Bidirectional synchronization interface | Outputs 180°-out-of-phase falling edge when RT floating; accepts falling-edge sync input when RT resistor-set |
| ENA (Pin 7) | Enable/disable control | Logic high (≥1.8 V) enables operation; ≤0.5 V disables with internal slow-start reset |
| COMP (Pin 8) | Error amplifier output | Internal node - must remain unconnected; drives PWM comparator with 1.5 mA capability |
| VSENSE (Pin 9) | Feedback input | Inverting input of error amp; compares against 0.891 V internal reference to regulate output |
| AGND (Pin 10) | Analog ground reference | Internally connects to precision analog circuitry; must be tied to PGND and PowerPAD |
| PGND (Pin 11) | Power ground return | Carries high di/dt currents from LSG driver; ties to AGND and PowerPAD for low-noise layout |
| VBIAS (Pin 12) | Internal 8.0 V bias supply | Provides gate drive for LSG and internal analog blocks; requires 1.0 µF X7R/X5R ceramic bypass |
| LSG (Pin 13) | Low-side gate driver output | 100 mA sink/source capable; directly drives n-channel MOSFET gate - no series resistor allowed |
| PH (Pins 14, 15) | Phase node connection | Connects to LC filter inductor; carries high-frequency switching current and boot capacitor return path |
| BOOT (Pin 16) | Bootstrap capacitor node | Requires 0.1 µF ceramic cap to PH; supplies gate drive voltage for high-side MOSFET |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 100 mΩ high-side MOSFET | Reduces component count and PCB area vs. controller-only solutions; enables 3 A continuous output without external high-side switch |
| Configurable 180° synchronization | Enables dual-phase operation with shared input capacitor and halved RMS input ripple - critical for EMI-sensitive industrial designs |
| Internally compensated error amplifier | Eliminates need for external compensation network; simplifies design while maintaining >60 dB open-loop gain and 2 MHz unity-gain bandwidth |
| Adaptive dead-time control | Prevents shoot-through by dynamically sequencing PH and LSG driver turn-on based on actual gate voltages - improves reliability at light loads |
| Programmable undervoltage lockout | Allows system-level brown-out protection tuning via external resistor divider on UVLO pin - avoids premature startup during rail ramp-up |
Applications
| Point-of-Load Regulation for FPGAs | Industrial LCD Power Supply |
|---|---|
Use Scenario: Powers core voltage rail (2.5 V) of mid-range FPGA in programmable logic controller with tight transient response requirements. IC Role / Device Role / Timing Role: Synchronous buck regulator delivering regulated 2.5 V at up to 3 A with fast load-step response enabled by feed-forward modulation. Use Value: Maintains output within ±1% during 1 A/µs load transients due to 8 V/V modulator gain and 2.2 ms internal slow-start - prevents FPGA configuration failure. |
Use Scenario: Supplies 2.5 V logic rail for timing controller IC in 10.4-inch industrial LCD panel operating from 12 V input. IC Role / Device Role / Timing Role: Fixed-output DC-DC converter with PWRGD signaling to enable display backlight only after stable 2.5 V rail is established. Use Value: 97% PWRGD threshold and 2 ms rising-edge delay at 500 kHz ensure clean power sequencing - eliminates display flicker during cold start. |
| Computer Peripheral Power | Embedded DSP Core Supply |
Use Scenario: Generates 2.5 V supply for USB 3.0 hub controller in industrial docking station with space-constrained PCB layout. IC Role / Device Role / Timing Role: Compact 16-pin HTSSOP buck converter with integrated high-side FET and PowerPAD thermal enhancement. Use Value: 42.1°C/W θJA with soldered thermal pad allows 3 A operation at 70°C ambient - eliminates need for heatsink in dense peripheral modules. |
Use Scenario: Provides 2.5 V core voltage to TI C67x DSP in real-time motor control module requiring low-noise, ripple-immune supply. IC Role / Device Role / Timing Role: Synchronous buck with external low-side MOSFET (via LSG) to minimize conduction loss and improve light-load efficiency. Use Value: LSG-driven synchronous rectification achieves >90% efficiency at 500 mA load - reduces thermal load on DSP's adjacent thermal zone. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54356PWP | Fixed 3.3 V output; identical pinout, package, and feature set except output voltage and UVLO thresholds | Used where 3.3 V logic rail is required instead of 2.5 V; same thermal and layout design applies | Select TPS54356PWP only when 3.3 V output is needed - no change to PCB or support components required |
| LM2678SD-2.5/NOPB | Non-synchronous buck regulator; 2.5 V fixed output; 5 A rating; SO-8 package; no LSG, SYNC, or PWRGD pins | Lacks synchronization, power-good signaling, and synchronous efficiency - suitable only for cost-sensitive, lower-current applications | Choose LM2678SD-2.5/NOPB only if 500 kHz operation, multi-phase sync, or precise power sequencing are not required |
Compared with TPS54355PWP, TPS54356PWP offers identical functionality at 3.3 V output - ideal for pin-compatible migration - while LM2678SD-2.5/NOPB trades advanced features for lower cost and simpler layout in non-critical 2.5 V applications.
Availability
TPS54355PWP is available at Aetrix Electronics and suitable for industrial LCD power supplies, FPGA point-of-load regulation, computer peripheral power, embedded DSP core supplies, and synchronized multi-rail systems requiring stable component supply and long-term production continuity.
Supply support for TPS54355PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability power conversion ICs.
The TPS5435x family was designed specifically for medium-current, high-efficiency point-of-load applications in industrial, computing, and display systems - emphasizing integration, thermal performance, and system-level synchronization.
FAQ
What is the fixed output voltage of the TPS54355PWP?
The TPS54355PWP delivers a factory-trimmed fixed output voltage of 2.5 V with ±1% tolerance at 25°C and 100 mA–3 A load. Over full temperature and line conditions, output remains within ±2% of nominal, verified per Electrical Characteristics table in SLVS519A.
Does the TPS54355PWP require external compensation components?
No, the TPS54355PWP features an internally compensated error amplifier - no external RC network is needed on the COMP pin. Pin 8 (COMP) is an internal node and must remain unconnected to maintain stability and specified loop response.
How does the TPS54355PWP achieve 180° out-of-phase synchronization?
When the RT pin is left floating, the TPS54355PWP configures its SYNC pin as an output generating a falling-edge signal precisely 180° out of phase with the rising edge of the PH pin. This enables two TPS54355PWP devices to share input capacitance and reduce RMS input ripple by √2.
What thermal performance can be expected from the TPS54355PWP in a standard PCB layout?
With the PowerPAD soldered to a 2 oz. copper board meeting TI's test conditions (SLVS519A Figure 47), the TPS54355PWP achieves 42.1°C/W junction-to-ambient thermal resistance. At 3 A and 12 V input, this allows continuous operation up to 70°C ambient before reaching 125°C max junction temperature.
Can the TPS54355PWP operate without an external low-side MOSFET?
Yes - the TPS54355PWP supports diode-based operation. Leave LSG pin open and connect a Schottky diode from PGND to PH. The internal pulldown MOSFET maintains light-load CCM, but efficiency drops ~3–5% versus synchronous mode with an external MOSFET.
TPS54355PWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 2.5V
- Voltage - Output (Max):
- -
- Current - Output:
- 3A
- Frequency - Switching:
- 250kHz, 500kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
TPS54355PWP FAQ
1.How can I place an order for TPS54355PWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54355PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54355PWP reliable?
The price and inventory of TPS54355PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54355PWP is usually 5 days.
3.What payment methods are accepted for TPS54355PWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54355PWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54355PWP?
TPS54355PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54355PWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54355PWP?
For technical support, including TPS54355PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54355PWP requirements.
6.How does Aetrix verify that TPS54355PWP is sourced from the original manufacturer or authorized distributors?
All TPS54355PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54355PWP meets industry standards.
7.What is the process for return or replacement of TPS54355PWP?
All TPS54355PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS54355PWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54355PWP part is unused and in its original packaging.
Return procedure for TPS54355PWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54355PWP Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
