My Inquiry
My Account
Texas Instruments TPS54355PWPG4
- Part No.:
- TPS54355PWPG4
- Manufacturer:
- Texas Instruments
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54355PWPG4.pdf
- Description:
- IC REG BUCK 2.5V 3A 16HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,033
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54355PWPG4 from Texas Instruments is a 2.5-V fixed-output, synchronous buck PWM converter with integrated 100-mΩ high-side MOSFET and external low-side MOSFET driver (LSG), delivering up to 3-A continuous output current at 95% peak efficiency (VI = 12 V, VO = 2.5 V, fs = 500 kHz). It features adjustable UVLO, internal slow-start (4.4 ms typ.), power-good (PWRGD) monitoring, and 180° out-of-phase synchronization capability for multi-rail systems in point-of-load regulation.
For engineers reviewing the TPS54355PWPG4 datasheet, TPS54355PWPG4 pinout, TPS54355PWPG4 application, or TPS54355PWPG4 equivalent, key selection considerations include its 2.5-V fixed output, 4.5–20-V input range, 16-pin TSSOP PowerPAD™ package with thermal pad, and compatibility with external low-side FETs or Schottky diodes for flexible efficiency optimization in space-constrained industrial and embedded power supplies.
Technical Context
The TPS54355PWPG4 implements a feed-forward modulator with constant 8 V/V gain across input voltage and frequency, enabling stable transient response without loop compensation components. Its adaptive dead-time control prevents shoot-through by sequencing high- and low-side gate drivers based on actual gate voltages - not fixed delays - ensuring safe operation with diverse external MOSFETs.
It supports three switching frequency modes: fixed 250 kHz (RT grounded), fixed 500 kHz (RT floating), or externally adjustable 250–700 kHz (RT resistor to AGND). The SYNC pin operates bidirectionally - as output (180° out-of-phase with PH) when RT is grounded/floating, or as falling-edge-triggered input when RT is resistor-set - enabling precise multi-phase interleaving without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 2.5 V ±1% over 100 mA–3 A load, 25°C; ±2% over full temperature and line range - enables direct replacement of adjustable regulators in stable 2.5-V rail designs. |
| Input Voltage Range | 4.5 V to 20 V - supports wide-input industrial supplies, 12-V bus systems, and legacy 5-V/3.3-V derived rails with margin. |
| Continuous Output Current | 3 A - sustained delivery without derating at TA ≤ 70°C with proper PCB thermal design (2.36 W max at 25°C ambient). |
| Switching Frequency | 250 kHz / 500 kHz (internally set) or 250–700 kHz (externally set via RT resistor) - balances EMI, inductor size, and efficiency for cost-sensitive applications. |
| High-Side rDS(ON) | 100–200 mΩ (VIN = 12 V, BOOT–PH = 8 V) - defines conduction loss floor and thermal rise under full load; requires minimal heatsinking in PWP package. |
| UVLO Threshold | Start: 4.49 V, Stop: 3.69 V (hysteresis = 350 mV); adjustable via external divider on UVLO pin - ensures reliable startup under brownout conditions. |
| Power-Good Accuracy | 97% of nominal output (2.425 V) with 2–4 ms rising-edge delay - provides deterministic system reset timing for DSP/FPGA sequencing. |
Pinout & Package
TPS54355PWPG4 uses a thermally enhanced 16-pin HTSSOP (PWP) PowerPAD™ package with exposed thermal pad soldered to PGND/AGND plane. The PowerPAD must be connected to PCB ground for electrical integrity and thermal performance (θJA = 42.1°C/W with soldered pad).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 1,2) | Primary input supply | Accepts 4.5–20 V; requires local 10-µF ceramic bypass - dual pins reduce IR drop and improve high-frequency decoupling. |
| UVLO (Pin 3) | Undervoltage lockout control | Overrides internal 4.49-V start threshold via external resistor divider - enables custom brownout protection for battery or unregulated inputs. |
| PWRGD (Pin 4) | Open-drain power-good indicator | Asserts low during fault (UVLO, overcurrent, thermal shutdown, slow-start); pulls weakly low even when unpowered - supports system-level fault detection. |
| RT (Pin 5) | Frequency programming node | Ground → 250 kHz; float → 500 kHz; resistor to AGND → 250–700 kHz - sets oscillator and determines SYNC I/O mode. |
| SYNC (Pin 6) | Bidirectional synchronization interface | Outputs 180°-out-of-phase falling edge when RT grounded/floating; accepts falling-edge sync signal when RT resistor-set - enables ripple-current cancellation in dual converters. |
| ENA (Pin 7) | Enable/disable control | Logic-high (≥1.2 V) enables operation; <0.5 V disables with internal slow-start reset - supports sequenced power-up and standby modes. |
| COMP (Pin 8) | Error amplifier output | Internal node - no external connection permitted; connects to feedback network only via VSENSE (Pin 9). |
| VSENSE (Pin 9) | Feedback input | Compares output voltage to 0.891-V internal reference; closed-loop regulation point - connects to resistor divider from VO to GND. |
| AGND (Pin 10) | Analog ground reference | Low-noise return for error amplifier and reference circuits - must be tied to PGND and PowerPAD to avoid offset errors. |
| PGND (Pin 11) | Power ground return | Carries high di/dt currents from LSG driver and PH node - separate routing from AGND minimizes noise coupling into control circuitry. |
| VBIAS (Pin 12) | Internal bias supply | 8.0-V regulated output (±0.3 V) powers gate drivers and analog blocks; requires 1-µF X7R/X5R ceramic bypass - enables external use up to 1 mA. |
| LSG (Pin 13) | Low-side gate driver output | 100-mA sink/source capable; drives n-channel MOSFET gate directly - eliminates need for external driver in synchronous configurations. |
| PH (Pins 14,15) | Phase node connection | Connects to LC filter inductor; dual pins reduce parasitic inductance and improve current sharing - critical for EMI and transient response. |
| BOOT (Pin 16) | High-side gate bootstrap | Requires 0.1-µF ceramic capacitor to PH - sustains high-side FET drive during duty cycles >50%; boot capacitor must be placed adjacent to device. |
Key Features
| Feature | Design Value |
|---|---|
| Internally compensated control loop | Eliminates external compensation components (e.g., RC networks), reducing BOM count and layout sensitivity while maintaining stability across 4.5–20 V input and 0–3 A load. |
| 180° out-of-phase synchronization | Reduces RMS input ripple current by √2 in dual-converter setups, cutting required input capacitance by ~50% and improving EMI profile without additional controllers. |
| Adaptive dead-time control | Prevents shoot-through by dynamically sensing gate voltages instead of using fixed delays - ensures robust operation with varied external MOSFET gate thresholds and temperatures. |
| Integrated pulldown MOSFET + diode | Enables continuous-conduction mode at light loads (<0.3 A) when only an external Schottky diode is used - maintains regulation without requiring low-RDS(on) synchronous FETs. |
| Thermal shutdown with hysteresis | Shuts down at TJ = 165°C and auto-restarts at 158°C - protects against sustained overload or poor heatsinking while avoiding thermal cycling in marginal conditions. |
Applications
| FPGA Core Supply | DSP Point-of-Load Regulation |
|---|---|
|
Use Scenario: Powers 2.5-V core rail of Xilinx Spartan-6 or Altera Cyclone IV FPGA during configuration and active operation. IC Role / Device Role / Timing Role: Primary DC-DC regulator delivering tightly regulated 2.5-V output with fast transient response to handle dynamic current spikes during logic switching. Use Value: Internal slow-start (4.4 ms) prevents inrush current from tripping upstream fuses; PWRGD signal sequences FPGA configuration after stable voltage is confirmed. |
Use Scenario: Supplies 2.5-V I/O or memory interface rail for TI C6000 DSPs in telecom baseband processing units. IC Role / Device Role / Timing Role: Synchronous buck converter synchronized to system clock via SYNC pin to minimize beat frequencies and EMI in dense signal-processing boards. Use Value: 180° interleaving with second TPS54355PWPG4 cuts input capacitor RMS current by 30%, allowing smaller 1210-case MLCCs instead of bulk electrolytics. |
| LCD Panel Logic Supply | Industrial Sensor Node Power |
|
Use Scenario: Generates stable 2.5-V supply for timing controllers and gamma correction ICs in 15–24-inch LCD monitors. IC Role / Device Role / Timing Role: Fixed-output buck regulator operating at 500 kHz to shrink filter inductor size while meeting EN55022 Class B conducted EMI limits. Use Value: Adjustable UVLO (via Pin 3) sets startup at 5.5 V to prevent erratic behavior during cold-start from 12-V wall adapters with high ripple. |
Use Scenario: Powers 2.5-V microcontroller, ADC, and wireless transceiver (e.g., CC2652R) in battery-backed industrial condition-monitoring nodes. IC Role / Device Role / Timing Role: High-efficiency step-down converter optimized for 3-A peak loads during sensor burst transmission, with low quiescent current (1 mA shutdown). Use Value: 95% peak efficiency at 3 A reduces thermal load in sealed enclosures; thermal shutdown (165°C) prevents damage during extended high-temp operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54355PWPR | Same silicon, tape-and-reel packaging (R suffix); identical electrical specs and pinout. | No functional difference - selected for automated SMT assembly vs. tube-packaged PWPG4. | Choose TPS54355PWPR for volume production; TPS54355PWPG4 for prototyping or low-volume builds. |
| MP2335GJ-Z | Monolithic 2.5-V buck (no external LSG); 3.5-A rated; 500 kHz fixed; smaller QFN-10 package; no SYNC or UVLO adjust. | Lacks 180° sync and programmable UVLO - unsuitable for multi-phase or brownout-critical systems. | Select MP2335GJ-Z only if board space is constrained and sync/UVLO features are unnecessary. |
Compared with TPS54355PWPG4, TPS54355PWPR offers identical performance in tape-and-reel format for production lines, while MP2335GJ-Z trades flexibility (sync, UVLO, external FET drive) for compactness and monolithic simplicity - making it viable only where those features are unused.
Availability
TPS54355PWPG4 is available at Aetrix Electronics and suitable for FPGA core supplies, DSP point-of-load regulation, and LCD panel logic power requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS54355PWPG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability power conversion ICs.
The TPS5435x product line was designed specifically for medium-current, high-efficiency point-of-load DC-DC conversion in space-constrained industrial, computing, and display applications - emphasizing integration, thermal robustness, and system-level synchronization.
FAQ
What is the exact output voltage tolerance of the TPS54355PWPG4 over temperature and load?
The TPS54355PWPG4 delivers 2.5 V with ±1% tolerance at TJ = 25°C and IO = 100 mA to 3 A. Over full operating conditions (TJ = –40°C to 125°C, VIN = 4.5 V to 20 V), output voltage remains within ±2% of nominal - verified by production testing per SLVS519A datasheet Table 4. This ensures reliable operation for 2.5-V logic rails without external trimming.
Can the TPS54355PWPG4 operate without an external low-side MOSFET?
Yes, the TPS54355PWPG4 can operate with only an external Schottky diode connected from PH to PGND. Its integrated pulldown MOSFET and diode maintain continuous-conduction mode at light loads (<0.3 A). However, full 3-A efficiency requires an external low-side n-channel MOSFET driven by the LSG pin - as confirmed in the Functional Block Diagram and Applications section of SLVS519A.
How does the SYNC pin function when the RT pin is left floating on the TPS54355PWPG4?
When RT is floating, the TPS54355PWPG4 operates at 500 kHz and configures SYNC as an output. It generates a falling-edge signal that is 180° out of phase with the rising edge of the PH pin - enabling direct interleaving with a second TPS54355PWPG4. A mandatory 10-kΩ pull-down resistor must be connected to SYNC per datasheet Section 7 (Pin Assignments) to ensure signal integrity.
What thermal design guidance applies to the TPS54355PWPG4's PowerPAD package?
The TPS54355PWPG4's 16-pin HTSSOP PowerPAD requires soldering the exposed thermal pad to a dedicated PGND/AGND copper area with ≥4 thermal vias (0.33 mm diameter, 1.5 mm pitch) connecting to inner ground planes. Per SLVS519A Figure 47, this achieves θJA = 42.1°C/W - enabling 2.36 W dissipation at 25°C ambient. Without soldered pad, θJA degrades to 151.9°C/W, limiting usable power to 0.66 W.
Does the TPS54355PWPG4 support adjustable output voltage, or is it strictly fixed at 2.5 V?
The TPS54355PWPG4 is a fixed 2.5-V output device - no resistor divider or external feedback is used. Its internal reference and error amplifier are trimmed to regulate precisely to 2.5 V. For adjustable outputs, TI offers the TPS54350 (external feedback) or TPS54356 (3.3-V fixed). This fixed architecture simplifies layout and improves accuracy versus adjustable variants.
TPS54355PWPG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 2.5V
- Voltage - Output (Max):
- -
- Current - Output:
- 3A
- Frequency - Switching:
- 250kHz, 500kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
TPS54355PWPG4 FAQ
1.How can I place an order for TPS54355PWPG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54355PWPG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54355PWPG4 reliable?
The price and inventory of TPS54355PWPG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54355PWPG4 is usually 5 days.
3.What payment methods are accepted for TPS54355PWPG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54355PWPG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54355PWPG4?
TPS54355PWPG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54355PWPG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54355PWPG4?
For technical support, including TPS54355PWPG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54355PWPG4 requirements.
6.How does Aetrix verify that TPS54355PWPG4 is sourced from the original manufacturer or authorized distributors?
All TPS54355PWPG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54355PWPG4 meets industry standards.
7.What is the process for return or replacement of TPS54355PWPG4?
All TPS54355PWPG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS54355PWPG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54355PWPG4 part is unused and in its original packaging.
Return procedure for TPS54355PWPG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54355PWPG4 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
