My Inquiry
My Account
Texas Instruments TPS54360BDDAR
- Part No.:
- TPS54360BDDAR
- Manufacturer:
- Texas Instruments
- Package:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS54360BDDAR.pdf
- Description:
- IC REG BCK SPLIT RAIL ADJ 8SOPWR
- Quantity:
- Payment:
- Shipping:
Inventory:2,404
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54360BDDAR from Texas Instruments is a 60-V input, 3.5-A synchronous step-down DC/DC converter with integrated 92-mΩ high-side MOSFET, Eco-mode™ pulse-skipping for light-load efficiency, 0.8-V ±1% internal reference, and adjustable 100-kHz to 2.5-MHz switching frequency. It operates in industrial power systems requiring wide-input regulation, such as 24-V and 48-V rail conversion to 3.3-V or 5-V logic supplies.
For engineers reviewing the TPS54360BDDAR datasheet, TPS54360BDDAR pinout, TPS54360BDDAR application, or TPS54360BDDAR equivalent, key selection criteria include input voltage range (4.5–60 V), continuous output current capability (3.5 A), thermal performance in HSOIC PowerPAD™, Eco-mode quiescent current (146 µA), and RT/CLK synchronization support for noise-sensitive designs.
Technical Context
The TPS54360BDDAR implements peak-current-mode control with slope compensation to ensure stability at duty cycles >50%, enabling robust operation across wide VIN/VOUT ratios. Its internal PLL synchronizes switching to external clocks via the RT/CLK pin, while frequency foldback protects during overloads by reducing fSW.
Current-mode architecture simplifies loop compensation using the COMP pin, and the integrated BOOT recharge FET enables near-100% duty cycle operation-critical for low-dropout scenarios where VOUT approaches VIN. The error amplifier features dual transconductance (350 µS normal / 77 µS soft-start) and references either the 0.8-V bandgap or soft-start ramp.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 60 V - supports direct connection to unregulated 12-V, 24-V, and 48-V industrial rails without pre-regulation. |
| Continuous Output Current | 3.5 A - delivers full rated load with thermal derating per RθJA = 42°C/W in HSOIC PowerPAD™ package. |
| Switching Frequency | 100 kHz to 2.5 MHz - adjustable via RT resistor or external clock; higher frequencies reduce inductor size but increase switching loss. |
| Quiescent Current | 146 µA in Eco-mode - enables battery-backed or energy-harvesting applications with multi-day standby life. |
| Reference Voltage | 0.8 V ±1% - sets output accuracy; used with FB resistor divider to configure stable VOUT from 0.8 V to 58.8 V. |
| High-Side RDS(on) | 92 mΩ typical - defines conduction loss at full load; measured at VIN = 12 V, BOOT–SW = 6 V. |
| Shutdown Current | 2 µA - ensures negligible drain on backup power sources when EN is pulled low. |
| Operating Junction Temp | –40°C to +150°C - qualified for under-hood automotive and industrial environments with extended thermal margin. |
Pinout & Package
TPS54360BDDAR uses an 8-pin HSOIC (DDA) package with exposed PowerPAD™ thermal pad (Pin 9, GND-connected). Body size is 4.89 mm × 3.90 mm. The PowerPAD must be soldered to a thermal copper plane for reliable 3.5-A operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BOOT (1) | Bootstrap gate-drive supply node | Connects to SW via 0.1-µF ceramic capacitor; internal recharge FET enables high-duty-cycle operation. |
| VIN (2) | Main input power supply | Accepts 4.5–60 V; includes 65-V absolute max rating and internal UVLO (4.3 V rising threshold). |
| EN (3) | Enable and UVLO adjustment input | Pull below 1.2 V to disable; float or bias with resistive divider to raise UVLO threshold and add hysteresis. |
| RT/CLK (4) | Frequency programming/synchronization | Resistor-to-GND sets fSW (100 kHz–2.5 MHz); external clock edges above 1.55 V switch to sync mode. |
| FB (5) | Inverting error amplifier input | Compares divided VOUT against 0.8-V reference; determines regulated output voltage. |
| COMP (6) | Error amplifier output | Connects to RC compensation network; controls PWM comparator and current limit clamp. |
| GND (7) | Analog and power ground | Common return for FB, COMP, EN, RT/CLK; must tie to PowerPAD for thermal and noise integrity. |
| SW (8) | Switching node | Drives external inductor; connects internally to high-side MOSFET drain and BOOT capacitor. |
Key Features
| Feature | Design Value |
|---|---|
| Eco-mode™ pulse skipping | Reduces no-load IQ to 146 µA by disabling switching until output droop triggers recovery-ideal for always-on systems. |
| Integrated BOOT recharge FET | Eliminates external diode; enables >95% duty cycle operation for ultra-low dropout, e.g., 5.2-V out from 5.5-V input. |
| Adjustable UVLO with hysteresis | EN pin accepts resistor divider to set custom start/stop thresholds (e.g., 12-V system with 10.5-V turn-on and 9.8-V turn-off). |
| Internal soft-start | 2.1-ms typical ramp time (at 500 kHz) limits inrush current and prevents output overshoot during power-up. |
| Comprehensive protection | Includes thermal shutdown (176°C), overvoltage lockout (106% VOUT), frequency foldback, and cycle-by-cycle current limit (4.5–6.8 A). |
| WEBENCH® integration | Full parametric design support in TI's online tool-including BOM generation, efficiency simulation, and layout guidance. |
Applications
| Industrial Motor Drives | Telecom Remote Radio Units |
|---|---|
Use Scenario: Powering FPGA I/O banks and ADC/DAC analog supplies in outdoor base station cabinets exposed to –40°C to +85°C ambient. IC Role / Device Role / Timing Role: Primary buck regulator converting 48-V backplane to isolated 3.3-V and 1.8-V rails; provides stable, low-noise voltage with fast transient response. Use Value: 60-V input rating withstands telecom surge standards (IEC 61000-4-5); Eco-mode extends uptime during brownouts; PowerPAD enables convection-only cooling. | Use Scenario: Generating 5-V and 12-V auxiliary supplies for RF power amplifiers and bias controllers in compact RRUs. IC Role / Device Role / Timing Role: High-efficiency point-of-load converter operating from 24-V intermediate bus; synchronized to system clock via RT/CLK to avoid spectral interference. Use Value: 2.5-MHz max fSW allows miniature 1.0-µH inductors; 92-mΩ RDS(on) minimizes heat rise at 3-A peak loads; thermal shutdown prevents damage during RF burst modes. |
| Railway Signaling Systems | Test & Measurement Equipment |
Use Scenario: Regulating 110-V DC train line down to 5-V and 12-V for microcontroller and sensor interfaces in wayside signaling boxes. IC Role / Device Role / Timing Role: Input-filter tolerant buck controller handling wide VIN transients (e.g., 0–150-V surges per EN 50121-3-2); maintains regulation during voltage dips. Use Value: 65-V abs max rating absorbs line spikes; adjustable UVLO prevents false restarts during intermittent contact; 150°C TJ rating survives sealed enclosures. | Use Scenario: Providing clean, low-noise 3.3-V supply for high-resolution ADCs and clock buffers in portable oscilloscopes and spectrum analyzers. IC Role / Device Role / Timing Role: Low-quiescent, low-ripple power stage; operates in Eco-mode during idle periods and switches to fixed-frequency PWM during active acquisition. Use Value: 146-µA IQ extends battery life; 0.8-V reference tolerance (±1%) ensures measurement accuracy; COMP pin allows precision loop shaping for <10-µV ripple. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5164DDAR | 4.5–65-V input, 1-A continuous, 1.5-MHz max fSW, no integrated BOOT FET, higher IQ (25 µA in shutdown only) | Lower current capacity; requires external BOOT diode; less suitable for >2-A loads or ultra-low-dropout operation | Select LM5164DDAR only if 1-A output suffices and board space permits external diode; not drop-in for TPS54360BDDAR's 3.5-A or high-duty-cycle needs. |
| MPQ4363GJ-A | 3.8–60-V input, 3.5-A continuous, 350-kHz fixed fSW, no Eco-mode, no RT/CLK sync, smaller QFN-10 package | Lacks frequency adjustability and pulse-skip; limited thermal margin (RθJA = 50°C/W); no WEBENCH support | Choose MPQ4363GJ-A for cost-sensitive, fixed-frequency designs where 350-kHz operation is acceptable and layout space is constrained. |
Compared with LM5164DDAR and MPQ4363GJ-A, the TPS54360BDDAR uniquely combines 3.5-A capability, Eco-mode efficiency, programmable synchronization, and integrated BOOT recharge-making it optimal for thermally demanding, wide-input industrial converters requiring design flexibility and long-term supply stability.
Availability
TPS54360BDDAR is available at Aetrix Electronics and suitable for industrial motor drives, telecom remote radio units, railway signaling systems, and test & measurement equipment requiring stable component supply across extended temperature and voltage ranges.
Supply support for TPS54360BDDAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power conversion solutions.
The TPS54360BDDAR belongs to TI's high-voltage buck converter product line, designed specifically for rugged industrial and communications systems needing wide-input, high-current, thermally efficient DC/DC regulation without external gate drivers or bootstrap diodes.
FAQ
What is the maximum continuous output current supported by the TPS54360BDDAR?
The TPS54360BDDAR supports 3.5-A continuous output current under recommended operating conditions (TJ ≤ 150°C, proper PCB thermal design with PowerPAD soldered). Peak inductor current capability is 4.5 A minimum, verified across temperature and input voltage. Derating applies above 85°C ambient due to thermal resistance (RθJA = 42°C/W); actual current depends on layout, airflow, and VIN–VOUT differential.
How does the Eco-mode™ function improve light-load efficiency in the TPS54360BDDAR?
The TPS54360BDDAR enters Eco-mode™ when load current drops below ~24 mA, disabling switching and clamping COMP at 600 mV. This reduces no-load input current to 146 µA by eliminating gate drive and switching losses. Output voltage decay triggers controlled PWM resumption, maintaining regulation while maximizing battery or standby runtime-critical for always-on industrial sensors and IoT edge nodes powered by TPS54360BDDAR.
Can the TPS54360BDDAR operate with input voltage close to the output voltage?
Yes-the TPS54360BDDAR supports near-100% duty cycle operation via its integrated BOOT recharge FET, enabling dropout operation where VOUT approaches VIN (e.g., 5.2-V output from 5.5-V input). The BOOT–SW UVLO (2.1 V) and automatic recharge allow sustained high-duty cycles without external components, unlike controllers requiring discrete bootstrap diodes that limit minimum VIN–VOUT differential.
What package type and thermal requirements apply to the TPS54360BDDAR?
The TPS54360BDDAR uses an 8-pin HSOIC (DDA) package with exposed PowerPAD™ thermal pad (Pin 9). For reliable 3.5-A operation, the PowerPAD must be soldered to ≥4 cm² of inner-layer copper connected to GND. Thermal metrics include RθJA = 42°C/W (JEDEC standard), RθJC(bot) = 3.6°C/W, and ψJB = 23.4°C/W-requiring adequate board-level copper area and optional airflow for high-power, high-ambient deployments.
How is switching frequency programmed on the TPS54360BDDAR?
Switching frequency is set via a resistor from RT/CLK (Pin 4) to GND: fSW (kHz) ≈ 92417 × RT (kΩ)⁻⁰·⁹⁹¹. For example, 200-kΩ yields ~500 kHz. Alternatively, applying a logic-level clock signal (>1.55 V high, <1.2 V low) to RT/CLK synchronizes the TPS54360BDDAR to external timing-reducing EMI in noise-sensitive systems like medical or test equipment powered by TPS54360BDDAR.
TPS54360BDDAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- Eco-Mode™
- Package/Case:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck, Split Rail
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 60V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 58.8V
- Current - Output:
- 3.5A
- Frequency - Switching:
- 100kHz ~ 2.5MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO PowerPad
TPS54360BDDAR FAQ
1.How can I place an order for TPS54360BDDAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54360BDDAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54360BDDAR reliable?
The price and inventory of TPS54360BDDAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54360BDDAR is usually 5 days.
3.What payment methods are accepted for TPS54360BDDAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54360BDDAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54360BDDAR?
TPS54360BDDAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54360BDDAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54360BDDAR?
For technical support, including TPS54360BDDAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54360BDDAR requirements.
6.How does Aetrix verify that TPS54360BDDAR is sourced from the original manufacturer or authorized distributors?
All TPS54360BDDAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54360BDDAR meets industry standards.
7.What is the process for return or replacement of TPS54360BDDAR?
All TPS54360BDDAR units undergo pre-shipment inspection (PSI). If there is an issue with TPS54360BDDAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54360BDDAR part is unused and in its original packaging.
Return procedure for TPS54360BDDAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54360BDDAR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
