My Inquiry
My Account
Texas Instruments TPS54360DDA
- Part No.:
- TPS54360DDA
- Manufacturer:
- Texas Instruments
- Package:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS54360DDA.pdf
- Description:
- IC REG BCK SPLIT RAIL ADJ 8SOPWR
- Quantity:
- Payment:
- Shipping:
Inventory:1,241
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54360DDA from Texas Instruments is a 60-V input, 3.5-A synchronous step-down DC/DC converter with integrated 92-mΩ high-side MOSFET, Eco-mode™ pulse-skipping for light-load efficiency, and adjustable 100-kHz–2.5-MHz switching frequency. It operates across –40°C to 150°C junction temperature and supports industrial 12-V/24-V/48-V power systems.
For engineers reviewing the TPS54360DDA datasheet, TPS54360DDA pinout, TPS54360DDA application, or TPS54360DDA equivalent, key selection criteria include input UVLO adjustability via EN pin, BOOT-recharge FET integration for low-dropout operation, 0.8-V ±1% reference accuracy, current-mode control stability, and ISO 7637 load-dump survivability up to 65 V.
Technical Context
The TPS54360DDA implements constant-frequency peak current-mode control with internal slope compensation to prevent subharmonic oscillation above 50% duty cycle. Its error amplifier (350 μ℧ transconductance) drives COMP to modulate high-side switch conduction based on FB feedback and sensed inductor current.
Switching frequency is set either by an external RT resistor (100–2500 kHz range) or synchronized to an external clock via RT/CLK pin. The integrated BOOT recharge FET enables >99% duty cycle operation, while frequency foldback and thermal shutdown protect during overload conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 60 V - supports wide industrial/automotive rails; survives 65-V ISO 7637 load dump transients. |
| Output Current | 3.5 A continuous - delivers regulated power to microcontrollers, sensors, or communication ICs without external current boosting. |
| Switching Frequency | 100 kHz to 2.5 MHz - enables optimization of inductor size (low f) or efficiency (high f) per design constraints. |
| Quiescent Current | 146 µA in Eco-mode - extends battery life in always-on systems; drops to 2 µA in shutdown. |
| Feedback Reference | 0.8 V ±1% - sets precise output voltage via resistive divider; enables 0.8 V minimum VOUT with scalable regulation. |
| High-Side RDS(on) | 92 mΩ typical at VIN = 12 V - reduces conduction loss and thermal stress in compact 8-pin HSOIC PowerPAD™ package. |
| UVLO Threshold | Internally 4.3 V rising, adjustable via EN pin - allows custom input turn-on/off behavior for system sequencing. |
Pinout & Package
TPS54360DDA is housed in an 8-terminal thermally enhanced HSOIC (DDA) package with exposed PowerPAD™ thermal pad (Pin 9), measuring 4.89 mm × 3.90 mm. The PowerPAD must be soldered to PCB ground plane for thermal performance and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BOOT (Pin 1) | Bootstrap supply node | Connects to SW via 0.1-µF ceramic capacitor; supplies gate drive for high-side MOSFET; monitored for UVLO to prevent shoot-through. |
| VIN (Pin 2) | Main input supply | Accepts 4.5–60 V; powers internal bias circuitry and high-side driver; requires local bulk and high-frequency decoupling. |
| EN (Pin 3) | Enable & UVLO control | Pulled up internally; pull below 1.2 V to disable; configure with resistor divider to raise start-up threshold for system-level sequencing. |
| RT/CLK (Pin 4) | Frequency programming/sync input | Set fSW with resistor to GND (100–2500 kHz); or accept external clock signal (160–2300 kHz) for EMI reduction or multi-rail synchronization. |
| FB (Pin 5) | Feedback input | Inverting input of error amplifier; connects to resistor divider from VOUT to set regulated output voltage per VREF = 0.8 V. |
| COMP (Pin 6) | Error amplifier output | Connects to compensation network (R-C-RC); controls PWM comparator; clamped at 600 mV in Eco-mode to skip pulses. |
| GND (Pin 7) | Analog & power ground | Reference for FB, COMP, EN; ties to PowerPAD; must be low-impedance path to minimize noise coupling into control loop. |
| SW (Pin 8) | Switching node | Source of internal high-side MOSFET and drain of external low-side diode or synchronous rectifier; high dv/dt node requiring tight layout. |
Key Features
| Feature | Design Value |
|---|---|
| Eco-mode™ pulse skipping | Reduces no-load input current to 146 µA by disabling switching when load demand falls below threshold-critical for energy-sensitive remote sensors. |
| Integrated BOOT recharge FET | Enables >99% duty cycle operation without external diode; maintains gate drive during low VIN–VOUT differential-supports buck operation down to ~0.8 V output. |
| Current-mode control with slope compensation | Ensures stable loop response across full duty cycle range (including >50%), simplifying compensation design and improving transient immunity. |
| Accurate 0.8-V reference (±1%) | Allows precise output voltage setting (e.g., 3.3 V ±1.5%) using standard 1% resistors-eliminates need for trimming in production test. |
| Thermal & overvoltage protection | Thermal shutdown at 176°C with 12°C hysteresis and OVP comparator limiting output overshoot to ≤106%-prevents damage during fault conditions. |
Applications
| Industrial PLC I/O Module | Automotive Body Control Module (BCM) |
|---|---|
|
Use Scenario: Regulating 5 V or 3.3 V from 12–24 V battery rail for microcontroller, CAN transceiver, and sensor interfaces in harsh environments. IC Role / Device Role / Timing Role: Primary buck regulator providing isolated, ripple-controlled power with load-dump immunity and thermal robustness. Use Value: Survives 65-V ISO 7637 pulses; maintains regulation during cold-crank (down to 4.5 V VIN); Eco-mode extends sleep-mode battery life. |
Use Scenario: Powering infotainment subsystems and lighting drivers from vehicle battery with variable input (6–16 V nominal, up to 65 V transient). IC Role / Device Role / Timing Role: High-voltage buck controller delivering stable 5 V/3.3 V to MCU and peripherals under wide temperature and EMI conditions. Use Value: 146 µA quiescent current minimizes parasitic drain; adjustable UVLO prevents brownout during engine cranking; SYNC capability reduces EMI in clustered modules. |
| 48-V Telecom Power Shelf | Outdoor Wireless Base Station |
|
Use Scenario: Intermediate bus conversion from 48 V to 12 V or 5 V for FPGA, DSP, and RF front-end ICs in telecom infrastructure equipment. IC Role / Device Role / Timing Role: Efficient, thermally optimized point-of-load regulator operating at 60-V max input with high reliability. Use Value: 92-mΩ RDS(on) and PowerPAD™ enable 3.5-A output with <42°C/W θJA; frequency foldback protects during startup surges. |
Use Scenario: Powering remote radio units (RRUs) in uncontrolled ambient (-40°C to +85°C) with wide input variation due to solar/battery hybrid sources. IC Role / Device Role / Timing Role: Wide-input buck converter supporting both primary and backup power paths with seamless transition. Use Value: –40°C to 150°C TJ rating ensures operation in sealed enclosures; BOOT recharge FET sustains regulation during low-VIN brownouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down DC/DC converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5164QPWPRQ1 | 4.5–65 V input, 3.5-A, 1.5-MHz max fSW, no integrated BOOT FET, higher 260-µA IQ | Lacks low-dropout BOOT recharge; requires external bootstrap diode; better suited for fixed-frequency EMI-critical designs | Select LM5164QPWPRQ1 when strict 1.5-MHz synchronization is required and external diode layout is acceptable. |
| MPQ4363GJ-A | 4.5–60 V input, 3.5-A, 100–2000 kHz fSW, 120-mΩ RDS(on), no Eco-mode, 250-µA IQ | No pulse-skipping mode; lower light-load efficiency; lacks EN-adjustable UVLO and frequency foldback | Choose MPQ4363GJ-A where cost sensitivity outweighs light-load efficiency and advanced protection features. |
Compared with LM5164QPWPRQ1 and MPQ4363GJ-A, the TPS54360DDA uniquely combines integrated BOOT recharge FET, Eco-mode™, and adjustable UVLO-enabling simpler layout, superior light-load performance, and flexible system-level power sequencing in demanding industrial and automotive applications.
Availability
TPS54360DDA is available at Aetrix Electronics and suitable for industrial PLCs, automotive body control modules, 48-V telecom power shelves, and outdoor wireless base stations requiring stable component supply across extended temperature and voltage ranges.
Supply support for TPS54360DDA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of automotive and industrial qualification expertise.
The TPS54360DDA belongs to TI's high-voltage buck converter product line, designed specifically for ruggedized power conversion in 12-V, 24-V, and 48-V systems where load dump immunity, wide temperature operation, and low quiescent current are critical.
FAQ
What is the maximum input voltage the TPS54360DDA can withstand during transients?
The TPS54360DDA is rated for 65 V absolute maximum input voltage and is specifically designed to survive ISO 7637-2 load dump pulses up to 65 V. This makes it suitable for automotive and industrial applications with high-energy transients. Continuous operation is specified from 4.5 V to 60 V. Exceeding 65 V-even briefly-may cause permanent damage.
How does the TPS54360DDA achieve low dropout operation near 100% duty cycle?
The TPS54360DDA achieves low dropout via an integrated BOOT recharge FET that actively pulls SW low when BOOT–SW voltage falls below 2.1 V, refreshing the bootstrap capacitor without requiring an external diode. This allows sustained operation at VIN–VOUT differentials as low as ~0.2 V, enabling output voltages approaching the minimum input rail.
Can the TPS54360DDA be synchronized to an external clock, and what are the valid frequency and voltage levels?
Yes, the TPS54360DDA supports external clock synchronization via the RT/CLK pin. When driven with a logic-level clock signal (0.5–2 V thresholds), it accepts frequencies from 160 kHz to 2.3 MHz. The internal PLL locks within 78 µs, and clock edges must meet minimum 15-ns pulse width. Clocking stops automatically revert to RT-resistor mode.
What is the purpose of the COMP pin, and how is it used in compensation design?
COMP is the output of the transconductance error amplifier (350 µ℧ typical) and serves as the control node for the PWM comparator. It connects to an external Type II or Type III compensation network (typically R-C-RC) between COMP and FB. Proper compensation ensures phase margin >45°, stabilizes the current-mode loop, and manages response to load transients.
Does the TPS54360DDA require a minimum load to maintain regulation?
No, the TPS54360DDA does not require a minimum load. In Eco-mode™, it dynamically skips switching pulses under light loads and draws only 146 µA quiescent current at no load. Regulation is maintained from 0 A to 3.5 A output current, with output voltage accuracy held to ±1% of 0.8 V reference across the full load and temperature range.
TPS54360DDA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- Eco-Mode™
- Package/Case:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Not For New Designs
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck, Split Rail
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 60V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 58.8V
- Current - Output:
- 3.5A
- Frequency - Switching:
- 100kHz ~ 2.5MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO PowerPad
TPS54360DDA FAQ
1.How can I place an order for TPS54360DDA through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54360DDA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54360DDA reliable?
The price and inventory of TPS54360DDA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54360DDA is usually 5 days.
3.What payment methods are accepted for TPS54360DDA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54360DDA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54360DDA?
TPS54360DDA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54360DDA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54360DDA?
For technical support, including TPS54360DDA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54360DDA requirements.
6.How does Aetrix verify that TPS54360DDA is sourced from the original manufacturer or authorized distributors?
All TPS54360DDA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54360DDA meets industry standards.
7.What is the process for return or replacement of TPS54360DDA?
All TPS54360DDA units undergo pre-shipment inspection (PSI). If there is an issue with TPS54360DDA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54360DDA part is unused and in its original packaging.
Return procedure for TPS54360DDA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54360DDA Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
