My Inquiry
My Account
Texas Instruments TPS54372PWPRG4
- Part No.:
- TPS54372PWPRG4
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Regulators
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54372PWPRG4.pdf
- Description:
- IC REG CONV DDR 1OUT 20HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,233
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54372PWPRG4 from Texas Instruments is a 3-A synchronous buck PWM converter with integrated high- and low-side MOSFETs, designed for DDR memory termination and precision point-of-load regulation. It operates from 3 V to 6 V input, delivers 1.25 V output (tracking external reference), supports 280–700 kHz adjustable switching frequency, and features internal 60-mΩ FETs for >90% efficiency at 3 A.
For engineers reviewing the TPS54372PWPRG4 datasheet, TPS54372PWPRG4 pinout, TPS54372PWPRG4 application, or TPS54372PWPRG4 equivalent, key selection considerations include its 20-pin HTSSOP PowerPAD™ package, 6%–90% VI tracking range, thermal shutdown at 150°C, peak current limiting, and compatibility with GTL/SSTL logic families in high-speed memory subsystems.
Technical Context
The TPS54372PWPRG4 implements a voltage-mode synchronous buck architecture with an integrated error amplifier, adaptive dead-time control, and cycle-by-cycle peak current limiting. Its PWM comparator compares the oscillator ramp against the error amplifier output, while the internal 0.25 V/ms slow-start circuit controls output voltage rise time to limit inrush current during power-up.
It uses dual ground domains-AGND for analog signals (COMP, VSENSE, REFIN) and PGND for high-current paths (PH, VIN, PGND pins)-to minimize noise coupling. The BOOT capacitor (0.022–0.1 µF) enables floating gate drive for the high-side MOSFET, and the RT pin allows precise frequency tuning via external resistor (68 kΩ to 180 kΩ).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | 3 A continuous source/sink capability for DDR VTT termination and active load regulation. |
| Input voltage range | 3.0 V to 6.0 V - compatible with 3.3 V and 5 V system rails without external LDO pre-regulation. |
| Switching frequency | Fixed 350 kHz or adjustable 280–700 kHz - enables optimization of size vs. efficiency and EMI performance. |
| rDS(on) (high/low) | 59–88 mΩ (VI = 6 V) - low conduction loss enabling high efficiency at full load with minimal heatsinking. |
| Tracking range | 6% to 90% of VI - supports precise VTT = ½ × VDDQ tracking across varying input conditions. |
| Thermal shutdown | 150°C trip point with 10°C hysteresis - protects against sustained overload or poor PCB thermal design. |
| UVLO threshold | 2.95 V start / 2.80 V stop - prevents erratic startup during brownout or slow-ramp input supply conditions. |
Pinout & Package
TPS54372PWPRG4 is housed in a thermally enhanced 20-pin HTSSOP (PWP) PowerPAD™ package measuring 6.4 mm × 6.6 mm, with exposed thermal pad soldered to AGND for efficient heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (Pin 1) | Analog ground reference | Return path for compensation network, slow-start cap, VBIAS cap, and RT resistor; must connect directly to PowerPAD. |
| VSENSE (Pin 2) | Error amplifier inverting input | Connects to output voltage divider; senses regulated output for closed-loop feedback control. |
| COMP (Pin 3) | Error amplifier output | Drives external Type-2/Type-3 compensation network to stabilize loop bandwidth (80–125 kHz typical). |
| STATUS (Pin 4) | Open-drain status indicator | Asserts low when UVLO active, VBIAS unsettled, or thermal shutdown triggered; used for system power sequencing. |
| BOOT (Pin 5) | Bootstrap driver supply | Connects via 0.022–0.1 µF ceramic capacitor to PH node to generate floating gate drive for high-side MOSFET. |
| PH (Pins 6–10) | Phase node | High-current switching node connecting internal FETs to output inductor; requires minimized trace area to reduce EMI. |
| RT (Pin 20) | Frequency setting input | Resistor to AGND sets switching frequency: 68 kΩ → ~700 kHz, 100 kΩ → ~500 kHz, 180 kΩ → ~280 kHz, open → 350 kHz. |
| ENA (Pin 19) | Enable control input | Logic-high ≥1.4 V enables operation; logic-low ≤0.82 V disables device into low-IQ shutdown state. |
| REFIN (Pin 18) | External tracking reference | High-impedance input (0.2–1.75 V range) for VTT = ½ × VDDQ tracking; overrides internal bandgap when valid. |
| VBIAS (Pin 17) | Internal bias regulator output | 2.8 V ±0.1 V supply for internal circuits; bypassed with 0.1–1.0 µF ceramic cap to AGND for stability. |
| VIN (Pins 14–16) | Main power input | Supplies both power MOSFETs and internal bias regulator; requires local 10 µF X5R/X7R ceramic bypass to PGND. |
| PGND (Pins 11–13) | Power ground return | High-current return for low-side FET and input/output capacitors; must be routed with wide copper to minimize IR drop. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 60-mΩ FETs | Eliminates need for external power switches and reduces board area by >40% versus discrete solutions. |
| 6%–90% VI tracking range | Enables accurate VTT generation across wide input rail variations without external op-amps or DACs. |
| Adjustable 280–700 kHz frequency | Allows trade-off between inductor size (higher f → smaller L) and conduction losses (lower f → lower FET switching loss). |
| Adaptive dead-time control | Prevents shoot-through current by dynamically delaying high-/low-side gate turn-on based on PH node voltage. |
| Thermal shutdown + current limit | Provides dual-layer protection: cycle-by-cycle current limiting (≤200 ns response) and junction temperature cutoff at 150°C. |
Applications
| DDR Memory Termination | Active GTL/SSTL Termination |
|---|---|
Use Scenario: Providing matched termination voltage (VTT) for DDR2/DDR3 memory buses operating at 1.25 V with fast transient loads up to ±2.25 A. IC Role / Device Role / Timing Role: Synchronous buck regulator sourcing/sinking current to maintain stable VTT during data strobes and address transitions. Use Value: Maintains signal integrity by holding VTT within ±10 mV under 0→2.25 A step load, enabled by 3-A bidirectional capability and <2.5 ms transient recovery. |
Use Scenario: Supplying controlled termination voltage to high-speed GTL+ and SSTL-18 logic interfaces in telecom backplanes and FPGA I/O banks. IC Role / Device Role / Timing Role: Precision tracking regulator delivering VTT = ½ × VDDQ with 0.03%/A load regulation to meet JEDEC SSTL timing margins. Use Value: Ensures setup/hold timing compliance across temperature (–40°C to 85°C) via <0.1% line/load regulation and integrated thermal compensation. |
| DAC-Controlled Load Stage | Precision Point-of-Load Supply |
Use Scenario: High-current output stage driven by DAC reference for programmable voltage rails in test equipment and analog front-ends. IC Role / Device Role / Timing Role: Voltage-tracking amplifier with 3-A sink/source capacity, accepting analog REFIN input to replicate DAC output at power level. Use Value: Delivers 1.25 V @ 3 A with <1.5 mV ripple (10 mV/div) and <50 µs recovery from 1.5 A load steps, eliminating need for external pass devices. |
Use Scenario: Local regulation for ASIC/FPGA core or I/O supplies requiring tight DC accuracy and fast transient response in space-constrained embedded systems. IC Role / Device Role / Timing Role: Compact, integrated buck converter with internal compensation and PowerPAD thermal management for direct placement near load. Use Value: Achieves >92% efficiency at 3 A with 6.4 mm × 6.6 mm footprint, reducing total solution size by 35% versus controller + external FET designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54372PWP | Same die, identical electrical specs, but supplied in tape-and-reel without G4 suffix; no functional difference. | Identical use cases - DDR termination, GTL/SSTL, PoL - with same thermal and layout requirements. | Select TPS54372PWPRG4 for volume production with TI's green packaging standard (lead-free, RoHS-compliant). |
| TPS543B20RVFT | Higher 20-A rating, 4.5–18 V input, different pinout and compensation scheme; not pin-compatible. | Targets higher-power server/memory modules; lacks VI tracking and VTT-specific features of TPS54372PWPRG4. | Choose only if scaling beyond 3 A or requiring wider input range; requires full redesign due to non-interchangeable package and control architecture. |
Compared with TPS54372PWP, the TPS54372PWPRG4 offers identical performance with updated environmental compliance, while TPS543B20RVFT serves a different power tier and cannot substitute without layout, compensation, and sequencing changes.
Availability
TPS54372PWPRG4 is available at Aetrix Electronics and suitable for DDR memory termination, active GTL/SSTL logic termination, and precision point-of-load power supply applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS54372PWPRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with over 50 years of innovation in high-reliability power conversion solutions.
The TPS54372PWPRG4 belongs to TI's SWIFT™ family of integrated dc/dc regulators, engineered specifically for high-current, low-voltage tracking applications in memory subsystems and high-speed digital logic interfaces.
FAQ
What is the maximum continuous output current of the TPS54372PWPRG4?
The TPS54372PWPRG4 delivers 3 A continuous output current in both sourcing and sinking modes, validated across –40°C to 85°C ambient temperature with proper PCB thermal design (e.g., 3-inch × 3-inch 1-oz copper plane). Derating applies above 70°C ambient per the dissipation ratings table in the datasheet.
Does the TPS54372PWPRG4 support adjustable switching frequency, and how is it configured?
Yes, the TPS54372PWPRG4 supports externally adjustable switching frequency from 280 kHz to 700 kHz using a single resistor from RT (Pin 20) to AGND. Common values include 68 kΩ for ~700 kHz, 100 kΩ for ~500 kHz, and 180 kΩ for ~280 kHz; leaving RT floating selects the internal 350 kHz default.
How does the TPS54372PWPRG4 implement tracking for DDR VTT applications?
The TPS54372PWPRG4 tracks an external reference voltage applied to REFIN (Pin 18), supporting 0.2 V to 1.75 V input. For DDR VTT = ½ × VDDQ, a resistive divider from VDDQ to AGND sets REFIN, and the regulator maintains VTT within ±0.03%/A load regulation and ±0.07%/V line regulation.
What thermal management features does the TPS54372PWPRG4 include?
The TPS54372PWPRG4 integrates thermal shutdown at 150°C with 10°C hysteresis and relies on its PowerPAD™ package for heat dissipation. With proper PCB layout (10 thermal vias under PowerPAD, 3-inch × 3-inch 1-oz copper plane), it sustains 3 A at 85°C ambient; derated to 2.11 W at 70°C per the datasheet dissipation ratings.
Can the TPS54372PWPRG4 be used in sink-only or source-only configurations?
Yes, the TPS54372PWPRG4 is explicitly designed for bidirectional current flow and supports continuous sink-only, source-only, or combined sink/source operation - essential for DDR VTT where current direction reverses during memory read/write cycles. Its internal FETs and control logic are optimized for this behavior without external components.
TPS54372PWPRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Applications:
- Converter, DDR
- Voltage - Input:
- 3V ~ 6V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.2V ~ 4.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
TPS54372PWPRG4 FAQ
1.How can I place an order for TPS54372PWPRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54372PWPRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54372PWPRG4 reliable?
The price and inventory of TPS54372PWPRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54372PWPRG4 is usually 5 days.
3.What payment methods are accepted for TPS54372PWPRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54372PWPRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54372PWPRG4?
TPS54372PWPRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54372PWPRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54372PWPRG4?
For technical support, including TPS54372PWPRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54372PWPRG4 requirements.
6.How does Aetrix verify that TPS54372PWPRG4 is sourced from the original manufacturer or authorized distributors?
All TPS54372PWPRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54372PWPRG4 meets industry standards.
7.What is the process for return or replacement of TPS54372PWPRG4?
All TPS54372PWPRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS54372PWPRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54372PWPRG4 part is unused and in its original packaging.
Return procedure for TPS54372PWPRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54372PWPRG4 Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
