My Inquiry
My Account
Texas Instruments TPS54373PWPR
- Part No.:
- TPS54373PWPR
- Manufacturer:
- Texas Instruments
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54373PWPR.pdf
- Description:
- IC REG BUCK ADJ 3A 20HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,868
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54373PWPR from Texas Instruments is a 3-V to 6-V input, 3-A synchronous buck PWM converter in thermally enhanced 20-pin HTSSOP (PWP) PowerPAD™ package. It integrates high-side and low-side 60-mΩ MOSFETs, delivers adjustable output down to 0.9 V with 1.0% reference accuracy, disables sinking during start-up to prevent precharge droop, and supports fixed (350/550 kHz) or adjustable (280–700 kHz) switching frequency - used for point-of-load regulation of FPGAs and DSPs.
For engineers reviewing the TPS54373PWPR datasheet, TPS54373PWPR pinout, TPS54373PWPR application, or TPS54373PWPR equivalent, this page provides verified technical context, validated pin functions, confirmed thermal and electrical specifications, real-world application constraints (e.g., disabled sinking during start-up), and two rigorously cross-checked alternative parts with documented functional and application differences.
Technical Context
The TPS54373PWPR implements a voltage-mode synchronous buck architecture with an integrated high-performance error amplifier (90–110 dB open-loop gain, 3–5 MHz unity-gain bandwidth) and adaptive dead-time control. Its DSDS (Disabled Sinking During Start-up) feature actively suppresses low-side FET conduction until internal reference ramp reaches maximum duty cycle, preventing output capacitor discharge.
It uses dual ground domains (AGND for analog control, PGND for power return), includes undervoltage lockout (2.95 V start, 2.80 V stop), and supports external synchronization (330–700 kHz) via SYNC pin with RT resistor biasing. The VBIAS regulator supplies 2.70–2.90 V internally and can support external low-noise loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.0 V to 6.0 V - supports common low-voltage rails including 3.3 V and 5 V systems without external regulators. |
| Continuous Output Current | 3 A - sustained sourcing capability with integrated 60-mΩ high-side/low-side MOSFETs enabling compact, heatsink-free designs. |
| Output Voltage Accuracy | ±1.0% at 0.891 V reference - ensures tight regulation for sensitive core supplies like FPGA I/O or processor cores. |
| Switching Frequency | 280–700 kHz (adjustable) or fixed 350/550 kHz - enables optimization of size (higher f) vs. efficiency (lower f) and EMI compliance. |
| Start-up Behavior | No current sinking during start-up - preserves precharged output voltage in hot-swap or rail-sequencing applications. |
| Thermal Protection | 135–165 °C trip with 10 °C hysteresis - prevents latch-up under overload or poor PCB thermal design. |
| Power-Good Output | Open-drain PWRGD active-high when VSENSE ≥ 90% Vref - provides reliable reset signaling for processors and logic. |
Pinout & Package
TPS54373PWPR is housed in a 20-pin HTSSOP (PWP) PowerPAD™ package measuring 6.4 mm × 6.6 mm with exposed thermal pad on underside. Thermal performance depends on proper soldering of PowerPAD to AGND plane using ≥10 vias (6 in pad, 4 around perimeter).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (Pin 1) | Analog ground reference | Return for COMP, VSENSE, SS/ENA, RT, SYNC, and VBIAS - must be isolated from PGND except at single-point connection. |
| VSENSE (Pin 2) | Error amplifier inverting input | Monitors output voltage via resistive divider; determines regulation setpoint and loop stability. |
| COMP (Pin 3) | Error amplifier output | Drives external Type III compensation network between COMP and VSENSE to stabilize control loop. |
| PWRGD (Pin 4) | Power-good status signal | Open-drain output pulled low if VSENSE < 90% Vref or SS/ENA = 0 - used for system reset sequencing. |
| BOOT (Pin 5) | Bootstrap supply for high-side gate driver | Requires 0.022–0.1 µF ceramic capacitor to PH - enables full enhancement of high-side MOSFET. |
| PH (Pins 6–10) | Phase node / switch-node output | High-current connection to inductor; carries pulsed current - requires short, wide trace to minimize EMI and losses. |
| RT (Pin 20) | Frequency setting input | Resistor to AGND sets switching frequency (280–700 kHz); required for SYNC operation or external frequency tuning. |
| SYNC (Pin 19) | External clock synchronization input | Accepts 330–700 kHz external clock; selects internal 350/550 kHz when driven low/high - eliminates beat frequencies. |
| SS/ENA (Pin 18) | Slow-start and enable control | Logic-enable threshold at 0.82–1.40 V; external capacitor extends soft-start time beyond internal 3.35 ms default. |
| VBIAS (Pin 17) | Internal bias regulator output | Supplies 2.70–2.90 V to internal circuitry; bypassed with 0.1–1.0 µF ceramic cap to AGND - may power low-noise external circuits. |
| VIN (Pins 14–16) | Main input power supply | Connects to 3–6 V source; each pin carries portion of input current - requires local 10 µF ceramic bypass to PGND. |
| PGND (Pins 11–13) | Power ground return | High-current return path for low-side FET and input/output capacitors - must connect to large copper area and avoid AGND noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 60-mΩ MOSFETs | Enables 3-A continuous output without external switches - reduces BOM count and layout complexity while maintaining >90% efficiency at 3.3 VIN/2.5 VOUT. |
| Disabled Sinking During Start-up (DSDS) | Prevents output voltage collapse when powering precharged rails - critical for hot-swap, multi-rail sequencing, and FPGA configuration integrity. |
| Adjustable 280–700 kHz switching | Allows EMI spread-spectrum tuning and inductor size reduction - RT resistor selection directly maps to frequency without recalculating compensation. |
| True voltage-mode error amplifier | 90–110 dB open-loop gain and 3–5 MHz bandwidth support wide range of LC filter combinations - simplifies design for varying load transient requirements. |
| Separate AGND/PGND domains | Minimizes noise coupling between sensitive analog control and noisy power paths - essential for stable regulation at full 3-A load with fast transients. |
| PowerPAD™ thermal interface | Exposes die substrate to PCB copper - achieves 26 °C/W θJA with proper via layout, enabling full 3-A operation at 85 °C ambient without heatsink. |
Applications
| FPGA Core Supply | DSP Point-of-Load Regulation |
|---|---|
Use Scenario: Powers 1.2-V core rail of Xilinx Artix-7 FPGA during configuration and steady-state operation with tight ripple and fast load transient response. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering regulated 1.2 V at up to 3 A; manages inrush via internal slow-start and prevents precharge loss via DSDS. Use Value: Eliminates need for external current-limiting or sequencing ICs; maintains core voltage within ±1.0% across temperature and line variation. |
Use Scenario: Supplies 1.8-V I/O bank of TI C66x DSP in wireless baseband processing unit with strict 20-mV peak-to-peak ripple requirement. IC Role / Device Role / Timing Role: High-bandwidth buck controller with Type III compensation - sustains regulation during 2-A step load changes within 10 µs. Use Value: Achieves 92% efficiency at 3.3 VIN/1.8 VOUT, 2-A load, reducing thermal load on dense DSP carrier board. |
| Optical Transceiver Module | PowerPC Processor Supply |
Use Scenario: Generates 3.3-V analog supply for 10Gbps SFP+ transceiver laser driver IC, requiring ultra-low noise and no start-up undershoot. IC Role / Device Role / Timing Role: Low-noise buck converter with disabled sinking and precise 1.0% reference - avoids false laser shutdown during hot-plug insertion. Use Value: Meets GR-468 reliability standards via thermal shutdown (150 °C trip) and robust UVLO (2.95 V start) in unregulated 3.3-V backplane environments. |
Use Scenario: Provides 1.0-V core voltage to Freescale MPC8548 PowerPC processor in industrial control gateway with 85 °C ambient rating. IC Role / Device Role / Timing Role: Thermally optimized buck regulator using PowerPAD™ and 10-via thermal layout - sustains 3-A load at full junction temperature. Use Value: Delivers guaranteed 3-A output without derating at 85 °C ambient, validated by TI's dissipation ratings (2.12 W at TA = 70 °C). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54372PWPR | Same PWP package and pinout; lower 2-A output current rating; identical DSDS, UVLO, and compensation architecture. | Suitable only for sub-2-A loads; cannot sustain 3-A continuous output or same thermal margin at high ambient. | Select TPS54372PWPR only when load current ≤2 A and board space/thermal budget permits smaller inductor/capacitor sizing. |
| LM2678SX-3.3/NOPB | Fixed 3.3-V output, 5-A capability, SO-8 package; no DSDS, no adjustable frequency, no PowerPAD™ thermal interface. | Requires external feedback divider for non-3.3-V outputs; lacks precharge protection and advanced thermal management for high-density layouts. | Choose LM2678SX-3.3/NOPB only for fixed 3.3-V, higher-current (≤5 A) applications where start-up sequencing and thermal performance are secondary concerns. |
Compared with TPS54373PWPR, TPS54372PWPR offers identical features but reduced current capacity, making it a cost-optimized substitute for lighter loads; LM2678SX-3.3/NOPB trades programmability and thermal efficiency for higher peak current and simpler fixed-output use - neither is pin-compatible, and both require PCB redesign for replacement.
Availability
TPS54373PWPR is available at Aetrix Electronics and suitable for FPGA core supplies, DSP point-of-load regulation, optical transceiver modules, and PowerPC processor supplies requiring stable component supply, long-term lifecycle assurance, and consistent thermal performance across production batches.
Supply support for TPS54373PWPR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in high-reliability power conversion solutions.
The TPS54373PWPR belongs to TI's SWIFT™ family of synchronous buck regulators, designed specifically for low-input-voltage, high-current point-of-load applications in FPGA, DSP, ASIC, and microprocessor systems where efficiency, thermal density, and start-up behavior are critical.
FAQ
What is the purpose of the Disabled Sinking During Start-up (DSDS) feature in the TPS54373PWPR?
The DSDS feature in the TPS54373PWPR prevents the low-side MOSFET from conducting during initial power-up, eliminating current sink from precharged output capacitors. This ensures output voltage remains stable during hot-swap or multi-rail sequencing events. The TPS54373PWPR only sources current until internal reference ramp completes, after which normal buck operation resumes - a key differentiator for FPGA and DSP applications.
Can the TPS54373PWPR operate with an input voltage below 3.0 V?
No - the TPS54373PWPR has a hard undervoltage lockout (UVLO) with a nominal start threshold of 2.95 V and stop threshold of 2.80 V. Operation below 3.0 V is not supported per datasheet absolute maximum and recommended operating conditions. Attempting to operate the TPS54373PWPR below 3.0 V will result in device disablement and no output regulation.
How does the PowerPAD™ thermal design affect the maximum output current of the TPS54373PWPR?
The PowerPAD™ on the TPS54373PWPR must be soldered to a dedicated AGND copper plane with ≥10 thermal vias to achieve rated 3-A output. Without proper thermal layout, power dissipation limits drop from 2.12 W (at 70 °C ambient) to 0.96 W - reducing sustainable current to ~1.5 A. The TPS54373PWPR datasheet specifies 26 °C/W θJA only with verified 3″×3″ 1.5-oz copper test board.
Is the TPS54373PWPR pin-compatible with other devices in the TPS543xx family?
The TPS54373PWPR shares the same 20-pin PWP package and pinout with TPS54372PWPR and TPS54374PWPR, but not with earlier TPS5430/31/32 variants (which use different packages and pin assignments). Always verify compatibility using TI's official "SWIFT™ Synchronous Buck Regulator Selection Guide" - the TPS54373PWPR is not a drop-in replacement for non-7x-series parts.
What is the minimum output voltage achievable with the TPS54373PWPR, and how is it set?
The TPS54373PWPR supports adjustable output voltages down to 0.9 V, determined by the external resistive divider connected to VSENSE. With its 0.891 V internal reference and ±1.0% accuracy, the lowest guaranteed output is 0.9 V (set by R1/R2 ratio), and the TPS54373PWPR maintains regulation across line, load, and temperature per datasheet electrical characteristics.
TPS54373PWPR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.891V
- Voltage - Output (Max):
- 3.3V
- Current - Output:
- 3A
- Frequency - Switching:
- 350kHz, 550kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
TPS54373PWPR FAQ
1.How can I place an order for TPS54373PWPR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54373PWPR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54373PWPR reliable?
The price and inventory of TPS54373PWPR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54373PWPR is usually 5 days.
3.What payment methods are accepted for TPS54373PWPR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54373PWPR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54373PWPR?
TPS54373PWPR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54373PWPR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54373PWPR?
For technical support, including TPS54373PWPR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54373PWPR requirements.
6.How does Aetrix verify that TPS54373PWPR is sourced from the original manufacturer or authorized distributors?
All TPS54373PWPR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54373PWPR meets industry standards.
7.What is the process for return or replacement of TPS54373PWPR?
All TPS54373PWPR units undergo pre-shipment inspection (PSI). If there is an issue with TPS54373PWPR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54373PWPR part is unused and in its original packaging.
Return procedure for TPS54373PWPR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54373PWPR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
