Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Texas Instruments TPS54380PWPG4

Name: TPS54380PWPG4
Brand: Texas Instruments
SKU: TPS54380PWPG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS54380PWPG4

Manufacturer:: Texas Instruments

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 20-PowerTSSOP (0.173", 4.40mm Width)

Datasheet:: TPS54380PWPG4.pdf

Description:: IC REG BUCK ADJ 3A 20HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,038

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS54380PWPG4 from Texas Instruments is a synchronous buck PWM converter IC designed for point-of-load regulation in high-performance digital systems. It delivers up to 3 A continuous output current with 60-mΩ integrated MOSFET switches, supports adjustable switching frequency from 280 kHz to 700 kHz, and features power-up/down tracking via TRACKIN pin for precise sequencing with FPGAs and DSPs.

For engineers reviewing the TPS54380PWPG4 datasheet, TPS54380PWPG4 pinout, TPS54380PWPG4 application, or TPS54380PWPG4 equivalent, key selection criteria include its 3-A sink/source capability, thermal-enhanced 20-pin PWP PowerPAD™ package, UVLO (2.95 V start), ±0.5% reference accuracy (0.891 V), and integrated error amplifier with 110 dB open-loop gain - all critical for low-voltage, high-density DC/DC designs.

Technical Context

The TPS54380PWPG4 implements adaptive dead-time control to prevent shoot-through in its dual N-channel MOSFET power stage, with gate drivers delivering 300 mA source/sink current. Its high-performance voltage error amplifier (3–5 MHz unity-gain bandwidth) enables stable Type 2/3 compensation across wide L/C filter selections.

Sequencing is achieved through analog tracking: the TRACKIN pin accepts an external reference voltage (0–0.891 V), and the internal multiplexer switches to the precision 0.891-V bandgap reference once TRACKIN exceeds that threshold. The device also integrates under-voltage lockout (2.95 V start / 2.80 V stop), thermal shutdown (150°C trip), and cycle-by-cycle current limiting with 100 ns leading-edge blanking.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Current	3 A continuous source or sink - supports full-load operation in FPGA core/I/O rails without external current boosting.
Input Voltage Range	3.0 V to 6.0 V - compatible with 3.3 V and 5 V intermediate bus architectures in telecom and networking equipment.
Reference Voltage	0.891 V ±0.5% - trimmed bandgap reference enabling tight output regulation (±0.3% typical line/load regulation).
Switching Frequency	Fixed 350 kHz or adjustable 280–700 kHz via RT resistor - allows EMI optimization and inductor size trade-offs.
Power MOSFET R_DS(on)	59 mΩ (high-side, VI = 6 V) - minimizes conduction loss at 3 A, supporting >90% efficiency at 5 V_IN/1.8 V_OUT.
UVLO Threshold	2.95 V start / 2.80 V stop with 0.16 V hysteresis - ensures clean startup and prevents brownout oscillation during input sag.
Thermal Shutdown	150°C trip with 10°C hysteresis - protects against sustained overload or poor PCB thermal design without requiring external sensors.

Pinout & Package

The TPS54380PWPG4 is housed in a thermally enhanced 20-pin HTSSOP (PWP) PowerPAD™ package measuring 6.4 mm × 6.6 mm, with an exposed thermal pad soldered directly to AGND for efficient heat dissipation - eliminating need for external heatsinks in 3-A applications.

Pin/Terminal	Circuit Role	Design Meaning
AGND (Pin 1)	Analog ground reference	Return path for compensation network, slow-start capacitor, VBIAS bypass, and RT resistor; must connect to PowerPAD for optimal noise immunity.
VSENSE (Pin 2)	Error amplifier inverting input	Connects to output voltage divider; senses regulated output with ±60 nA bias current for minimal loading error.
COMP (Pin 3)	Error amplifier output	Drives external Type 2/3 compensation network; 1.4 V/µs slew rate supports fast transient response.
PWRGD (Pin 4)	Open-drain power-good indicator	Pulls low if VSENSE < 90% Vref, VIN < UVLO, ENA low, or thermal shutdown - used for processor reset coordination.
BOOT (Pin 5)	Bootstrap supply for high-side driver	Requires 0.022–0.1 µF ceramic capacitor to PH; enables floating gate drive for N-channel high-side MOSFET.
PH (Pins 6–10)	Phase node	High-current switch node connecting internal MOSFETs to output inductor; requires low-inductance layout to minimize ringing.
RT (Pin 20)	Frequency setting input	Resistor to AGND sets switching frequency: 180 kΩ → 280 kHz, 100 kΩ → 500 kHz, 68 kΩ → 700 kHz.
ENA (Pin 19)	Enable control input	TTL-compatible logic input (1.4 V min enable); disables oscillator and drivers when low, reducing quiescent current to 1.4 mA.
TRACKIN (Pin 18)	External tracking reference input	High-impedance input (±1.5 mV offset) for synchronized power-up/down with other regulators in multi-rail systems.
VBIAS (Pin 17)	Internal bias regulator output	Supplies 2.80 V ±0.1 V to internal circuitry; requires 0.1–1.0 µF X5R/X7R ceramic bypass to AGND.
VIN (Pins 14–16)	Main input supply	Accepts 3–6 V input; each pin carries portion of input current - must be bypassed individually with 10 µF ceramic caps to PGND.
PGND (Pins 11–13)	Power ground return	High-current return for low-side MOSFET and drivers; connects to input/output capacitor negatives and large copper pour.

Key Features

Feature	Design Value
Integrated 60-mΩ MOSFET switches	Enables compact 3-A solution with no external power devices - reduces BOM count and board area by >30% vs discrete controllers.
Power-up/down tracking via TRACKIN	Supports simultaneous ramp-up/ramp-down of multiple rails (e.g., FPGA core + I/O) without external sequencing ICs or complex timing circuits.
Adjustable 280–700 kHz switching frequency	Allows EMI spread-spectrum tuning and inductor selection flexibility - e.g., 1 µH at 500 kHz balances size, loss, and transient response.
True high-performance error amplifier	110 dB open-loop gain and 5 MHz unity-gain bandwidth enable stable loop compensation across diverse L/C combinations and load conditions.
Adaptive dead-time control	Prevents shoot-through by dynamically delaying high-side turn-on until low-side gate falls below 2 V, and vice versa - improves reliability at high switching speeds.

Applications

FPGA Core Rail Regulation	DSP I/O Supply Sequencing
Use Scenario: Regulating 1.8 V core supply for Xilinx Virtex or Intel Stratix FPGAs during boot and dynamic reconfiguration. IC Role / Device Role / Timing Role: Primary synchronous buck controller providing tightly regulated, low-noise core voltage with programmable soft-start slope. Use Value: Delivers 3 A peak current with <10 mV ripple and 50 µs load transient recovery - meets FPGA core rail stability requirements per Xilinx DS152 spec.	Use Scenario: Coordinating power-up sequence between 1.2 V core and 3.3 V I/O banks in TI C6000 DSPs to avoid latch-up. IC Role / Device Role / Timing Role: Tracking controller using TRACKIN pin to mirror reference ramp from companion regulator, ensuring monotonic voltage rise across both rails. Use Value: Eliminates need for external sequencer ICs; achieves <1% tracking error over temperature and line variation - satisfies TI SPRU631 sequencing compliance.
Optical Transceiver Bias Supply	Networking ASIC Point-of-Load
Use Scenario: Generating stable 2.5 V bias for SFP+ laser drivers in 10G Ethernet line cards where EMI sensitivity limits switching frequency options. IC Role / Device Role / Timing Role: Fixed-frequency (350 kHz) buck converter with low EMI layout support via controlled slew rates and integrated bootstrap switch. Use Value: Achieves <−55 dBc conducted EMI at 150 kHz–30 MHz with standard 4-layer PCB - passes CISPR 22 Class B without added filtering.	Use Scenario: Providing 1.0 V @ 2.5 A to Broadcom BCM56xx packet processors in enterprise switches with strict thermal constraints. IC Role / Device Role / Timing Role: Thermally optimized PoL regulator leveraging PowerPAD™ package and 12 thermal vias to maintain TJ < 110°C at 70°C ambient. Use Value: Enables 100% load operation without derating on 2-layer boards - reduces thermal management complexity versus QFN alternatives.

FPGA Core Rail Regulation

DSP I/O Supply Sequencing

Use Scenario: Regulating 1.8 V core supply for Xilinx Virtex or Intel Stratix FPGAs during boot and dynamic reconfiguration.

IC Role / Device Role / Timing Role: Primary synchronous buck controller providing tightly regulated, low-noise core voltage with programmable soft-start slope.

Use Value: Delivers 3 A peak current with <10 mV ripple and 50 µs load transient recovery - meets FPGA core rail stability requirements per Xilinx DS152 spec.

Use Scenario: Coordinating power-up sequence between 1.2 V core and 3.3 V I/O banks in TI C6000 DSPs to avoid latch-up.

IC Role / Device Role / Timing Role: Tracking controller using TRACKIN pin to mirror reference ramp from companion regulator, ensuring monotonic voltage rise across both rails.

Use Value: Eliminates need for external sequencer ICs; achieves <1% tracking error over temperature and line variation - satisfies TI SPRU631 sequencing compliance.

Optical Transceiver Bias Supply

Networking ASIC Point-of-Load

Use Scenario: Generating stable 2.5 V bias for SFP+ laser drivers in 10G Ethernet line cards where EMI sensitivity limits switching frequency options.

IC Role / Device Role / Timing Role: Fixed-frequency (350 kHz) buck converter with low EMI layout support via controlled slew rates and integrated bootstrap switch.

Use Value: Achieves <−55 dBc conducted EMI at 150 kHz–30 MHz with standard 4-layer PCB - passes CISPR 22 Class B without added filtering.

Use Scenario: Providing 1.0 V @ 2.5 A to Broadcom BCM56xx packet processors in enterprise switches with strict thermal constraints.

IC Role / Device Role / Timing Role: Thermally optimized PoL regulator leveraging PowerPAD™ package and 12 thermal vias to maintain TJ < 110°C at 70°C ambient.

Use Value: Enables 100% load operation without derating on 2-layer boards - reduces thermal management complexity versus QFN alternatives.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS54380PWP	Same silicon die and electrical specs; differs only in RoHS compliance marking (G4 suffix denotes lead-free, green packaging).	No functional difference - identical thermal performance, pinout, and layout requirements; G4 version required for EU/China RoHS-compliant production.	Select TPS54380PWPG4 for new designs targeting global markets with RoHS/REACH compliance mandates.
LM2678SD-ADJ/NOPB	Non-synchronous buck controller (external diode), 5-A rating, fixed 260 kHz frequency, no TRACKIN or PWRGD pins.	Lacks sequencing capability and power-good signaling - unsuitable for FPGA/DSP multi-rail systems requiring coordinated startup.	Consider only for cost-sensitive, single-rail 5 V-to-3.3 V conversion where sequencing and monitoring are not required.

Compared with TPS54380PWPG4, the TPS54380PWP offers identical functionality with RoHS-compliant finish, while the LM2678SD-ADJ/NOPB trades integration and sequencing for higher current and lower cost - making it viable only in simpler, non-sequenced applications.

Availability

TPS54380PWPG4 is available at Aetrix Electronics and suitable for FPGA power delivery, optical transceiver biasing, networking ASIC point-of-load regulation, and industrial DSP systems requiring stable component supply with long-term lifecycle assurance.

Supply support for TPS54380PWPG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in high-reliability power conversion solutions.

The TPS54380PWPG4 belongs to TI's SWIFT™ family of high-efficiency dc/dc regulators, engineered specifically for low-voltage, high-current point-of-load applications in communications infrastructure, computing, and industrial automation.

FAQ

What is the maximum continuous output current supported by the TPS54380PWPG4?

The TPS54380PWPG4 supports 3 A continuous output current in both sourcing and sinking modes. This is validated across the full operating junction temperature range (−40°C to 125°C) and input voltage range (3.0 V to 6.0 V), with thermal performance dependent on proper PowerPAD™ soldering and PCB copper area per TI's SLMA002 guidelines. The device maintains regulation without current foldback up to this rating.

Does the TPS54380PWPG4 require external MOSFETs or diodes?

No, the TPS54380PWPG4 integrates both high-side and low-side N-channel MOSFETs with typical R_DS(on) of 59 mΩ and 60 mΩ respectively - eliminating the need for external power switches or freewheeling diodes. Its synchronous buck architecture achieves >90% efficiency at 3 A, and the internal drivers support direct gate driving of the integrated FETs without external buffers.

How does the TRACKIN pin function in the TPS54380PWPG4?

The TRACKIN pin on the TPS54380PWPG4 accepts an external voltage reference (0–0.891 V) to synchronize startup and shutdown timing with other regulators. When TRACKIN rises slower than the internal 25 V/ms slope, the output follows TRACKIN; once TRACKIN exceeds 0.891 V, the internal precision reference takes over. This enables precise power-up/down sequencing for multi-rail FPGA or DSP systems without external timers.

What is the purpose of the PowerPAD™ in the TPS54380PWPG4 package?

The PowerPAD™ is an exposed thermal pad on the underside of the TPS54380PWPG4's 20-pin HTSSOP package. It must be soldered directly to AGND on the PCB to provide low-thermal-resistance heat dissipation - reducing junction-to-ambient thermal impedance to 26 °C/W with proper via layout. This eliminates the need for external heatsinks and enables full 3-A operation in compact industrial and telecom designs.

Can the TPS54380PWPG4 operate with input voltages below 3.0 V?

No, the TPS54380PWPG4 incorporates an undervoltage lockout (UVLO) circuit that disables operation until VIN reaches 2.95 V (typical). Operation below 3.0 V is not supported per the Absolute Maximum Ratings and Recommended Operating Conditions - attempting to operate below this threshold risks unstable regulation, erratic PWRGD behavior, and potential damage due to insufficient gate drive voltage for the internal MOSFETs.

TPS54380PWPG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: SWIFT™

Package/Case:: 20-PowerTSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Last Time Buy

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 3V

Voltage - Input (Max):: 6V

Voltage - Output (Min/Fixed):: 0.891V

Voltage - Output (Max):: 5.4V

Current - Output:: 3A

Frequency - Switching:: 350kHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 20-HTSSOP

TPS54380PWPG4 FAQ

1.How can I place an order for TPS54380PWPG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS54380PWPG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS54380PWPG4 reliable?

The price and inventory of TPS54380PWPG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54380PWPG4 is usually 5 days.

3.What payment methods are accepted for TPS54380PWPG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54380PWPG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS54380PWPG4?

TPS54380PWPG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS54380PWPG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS54380PWPG4?

For technical support, including TPS54380PWPG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54380PWPG4 requirements.

6.How does Aetrix verify that TPS54380PWPG4 is sourced from the original manufacturer or authorized distributors?

All TPS54380PWPG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54380PWPG4 meets industry standards.

7.What is the process for return or replacement of TPS54380PWPG4?

All TPS54380PWPG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS54380PWPG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS54380PWPG4 part is unused and in its original packaging.

Return procedure for TPS54380PWPG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…