My Inquiry
My Account
Texas Instruments TPS54386PWP
- Part No.:
- TPS54386PWP
- Manufacturer:
- Texas Instruments
- Package:
- 14-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54386PWP.pdf
- Description:
- IC REG BUCK ADJ 3A DL 14HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:296
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54386PWP from Texas Instruments is a dual-output, non-synchronous buck converter IC with integrated 85-mΩ high-side MOSFETs per channel, 600 kHz fixed switching frequency, 4.5–28 V input range, and independent 3-A output capability per channel-used in multi-rail power supplies for digital TV and set-top box mainboards.
For engineers reviewing the TPS54386PWP datasheet, TPS54386PWP pinout, TPS54386PWP application, or TPS54386PWP equivalent, key selection considerations include dual-channel current-mode control, 180° out-of-phase PWM operation, three-level ILIM2 programmability, ratiometric/sequential startup via SEQ pin, and thermal shutdown at +148°C.
Technical Context
The TPS54386PWP implements current-mode control with internal slope compensation and fully integrated loop compensation-eliminating external compensation components. Each channel features independent enable (EN1/EN2), feedback (FB1/FB2), and bootstrap (BOOT1/BOOT2) circuitry, with shared BP regulator and oscillator.
Startup sequencing is determined by the SEQ pin state (BP/GND/floating), enabling ratiometric or master-slave timing between outputs. Overcurrent protection differs per channel: Channel 1 uses fixed 4.5 A limit; Channel 2 offers selectable 1.5 A / 3.0 A / 4.5 A thresholds via ILIM2 connection to GND/BP/floating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 28 V - supports wide-input industrial and consumer DC supplies without pre-regulation. |
| Switching Frequency | 600 kHz - enables smaller magnetics and faster transient response vs. 300 kHz TPS54383 variant. |
| Output Current (per channel) | Up to 3 A continuous - sufficient for core logic rails in DSP, FPGA, and SoC applications. |
| Feedback Reference | 0.8 V ±1.5% - sets output voltage via resistor divider; enables 0.8 V to 90% of VIN regulation range. |
| Soft-Start Time | 2.1 ms typical - prevents inrush current during power-up; internally fixed, no external capacitor required. |
| Thermal Shutdown | +148°C with 20°C hysteresis - protects against sustained overload or poor PCB thermal design. |
| MOSFET RDS(on) | 85 mΩ (typical at +25°C) - determines conduction loss and thermal rise under full load. |
Pinout & Package
TPS54386PWP is housed in a 14-pin HTSSOP package (4.40 mm × 5.00 mm) with exposed PowerPAD™ thermal pad on the bottom side, requiring direct connection to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVDD1 | Power input for Channel 1 high-side MOSFET | Must be bypassed with ≥10 μF low-ESR ceramic capacitor; separate from PVDD2 to support dual-supply operation. |
| PVDD2 | Main supply for control circuitry, EN pull-ups, and Channel 2 MOSFET | Monitored for UVLO (4.1 V turn-on); powers internal BP regulator and oscillator. |
| BOOT1 / BOOT2 | Bootstrap gate drive supply for respective high-side FETs | Each requires 22–82 nF capacitor to SWx; series 1–3 Ω resistor slows turn-on if needed. |
| SW1 / SW2 | Switch node outputs | Connect to external inductor; snubber recommended to suppress ringing due to fast edge rates. |
| FB1 / FB2 | Voltage feedback inputs | Regulate output to 0.8 V reference; resistor divider ratio sets output voltage; internal transconductance error amplifier. |
| EN1 / EN2 | Active-low enable inputs | Enable respective channel when <0.9 V; >1.55 V disables; floating pulls up to PVDD2 via 6 μA current source. |
| ILIM2 | Channel 2 overcurrent threshold select | GND = 1.5 A, floating = 3.0 A, BP = 4.5 A - allows asymmetric load optimization without redesign. |
| SEQ | Startup sequencing mode selector | BP = Output2→Output1 sequential, GND = Output1→Output2 sequential, floating = ratiometric start. |
| BP | 5.25 V regulated bootstrap supply | Bypass with 4.7–10 μF X7R/X5R ceramic; powers BOOT1/BOOT2 and internal references. |
| GND | Analog and power ground | Connected directly to thermal pad; must tie pad to large PCB ground plane for thermal dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual 180° out-of-phase PWM outputs | Reduces input ripple current by ~70% vs. in-phase operation-lowers bulk capacitor stress and EMI filtering burden. |
| Internal loop compensation | Eliminates external compensation network-reduces BOM count and layout sensitivity while maintaining stability across L-C filter variations. |
| Three-level ILIM2 programming | Enables precise current-limit scaling for Channel 2 in asymmetrical load systems (e.g., 5 V @ 3 A + 3.3 V @ 1.5 A), avoiding overdesign. |
| Single-pin SEQ configuration | Supports ratiometric, sequential (master-slave), or independent startup-no firmware or external logic required for power sequencing compliance. |
| Integrated 85-mΩ high-side MOSFETs | Reduces external component count and board area; eliminates gate driver design effort and discrete FET selection trade-offs. |
Applications
| Digital Television Mainboard Power | Set-Top Box Dual-Rail Supply |
|---|---|
Use Scenario: Powers SoC core (1.2 V), memory interface (1.8 V), and video processing (3.3 V) rails from single 12 V input. IC Role / Device Role / Timing Role: Dual-channel buck controller providing independent, sequenced 3-A outputs with 180° phase shift to minimize input capacitance stress. Use Value: Enables compact, cost-effective 3-rail solution using one IC instead of two discrete converters-reducing footprint by 35% and simplifying thermal management. | Use Scenario: Supplies 5 V for USB peripherals and 3.3 V for tuner/Demod ICs in cable/satellite STBs with strict startup timing requirements. IC Role / Device Role / Timing Role: Dual-output regulator with ratiometric startup (SEQ floating) ensuring both rails reach regulation simultaneously to prevent I/O contention. Use Value: Eliminates need for external sequencing IC or microcontroller-based power management-reducing system BOM and firmware complexity. |
| DSP Core & I/O Power | Consumer Electronics Multi-Voltage System |
Use Scenario: Delivers 1.1 V @ 2.5 A to DSP core and 3.3 V @ 2 A to interface peripherals in audio/video processors. IC Role / Device Role / Timing Role: Non-synchronous buck controller with independent EN1/EN2 enabling dynamic rail enable/disable for power-state transitions (e.g., sleep/wake). Use Value: Supports rapid, low-overhead power-state changes-reducing wake-up latency by >40% vs. discrete solutions with external enable logic. | Use Scenario: Generates 5 V for USB host and 1.8 V for display controller in smart home hubs with space-constrained PCBs. IC Role / Device Role / Timing Role: Dual-channel converter with thermal shutdown and cycle-by-cycle overcurrent protection ensuring robust operation under variable load conditions. Use Value: Provides fault containment per channel-prevents single-rail failure from disrupting entire system, improving field reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54383PWP | 300 kHz switching frequency; identical pinout, package, and feature set except oscillator frequency. | Better suited for noise-sensitive analog sections where lower switching frequency reduces EMI risk. | Select TPS54383PWP when EMI filtering constraints or magnetic size allow lower frequency; otherwise TPS54386PWP preferred for higher efficiency and smaller passives. |
| LM26420XSDE/NOPB | 2.2 MHz switching frequency; requires external compensation; no ILIM2 programmability; different pinout and package (WQFN-16). | Targeted at ultra-compact designs needing minimal inductor size; lacks SEQ pin and ratiometric startup. | Choose LM26420XSDE/NOPB only when board area is critical and sequencing flexibility is not required; not drop-in compatible. |
Compared with TPS54383PWP, TPS54386PWP delivers faster transient response and smaller passive components but increases EMI filtering demands; versus LM26420XSDE/NOPB, it offers plug-and-play sequencing and integrated compensation at the cost of larger magnetics and fixed frequency.
Availability
TPS54386PWP is available at Aetrix Electronics and suitable for digital television, set-top box, and DSP power supply designs requiring stable component supply, long-term manufacturability, and TI-qualified automotive-grade traceability.
Supply support for TPS54386PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 50 years of innovation in high-reliability power conversion ICs.
The TPS5438x product line was designed specifically for cost-sensitive, space-constrained dual-rail consumer and industrial power supplies-emphasizing integration, ease of use, and robust fault protection without external compensation.
FAQ
What is the switching frequency of the TPS54386PWP?
The TPS54386PWP operates at a fixed 600 kHz switching frequency, as defined by its internal oscillator. This is distinct from the TPS54383PWP (300 kHz version) and enables smaller inductors and output capacitors. The frequency is not adjustable and remains stable across temperature and load conditions per the datasheet's typical characteristics plots.
How does the SEQ pin configure startup behavior in the TPS54386PWP?
The SEQ pin on the TPS54386PWP selects startup mode: tied to BP enables Output 2 → Output 1 sequential startup (~400 µs delay), tied to GND enables Output 1 → Output 2 sequential startup, and left floating configures ratiometric startup where both outputs begin soft-start simultaneously. This single-pin control eliminates external sequencing ICs and supports JEDEC JESD8-12 compliant power sequencing.
Can the TPS54386PWP operate with separate input supplies for each channel?
Yes-the TPS54386PWP supports dual-supply operation: PVDD1 powers only Channel 1's high-side MOSFET, while PVDD2 powers control circuitry, EN pull-ups, and Channel 2's MOSFET. This allows independent input sources (e.g., 12 V for Channel 1, 5 V for Channel 2), provided PVDD2 ≥4.5 V for proper UVLO and BP regulation. The datasheet confirms this in Section 8.3.3.
What are the overcurrent protection options for Channel 2 of the TPS54386PWP?
Channel 2 overcurrent threshold is set via the ILIM2 pin: connecting ILIM2 to GND selects 1.5 A, leaving it floating selects 3.0 A, and connecting to BP selects 4.5 A. These discrete levels allow optimization for asymmetric loads-for example, pairing a 3-A Channel 1 (core rail) with a 1.5-A Channel 2 (I/O rail) without oversized magnetics or excessive derating.
Is external compensation required for the TPS54386PWP feedback loop?
No-TPS54386PWP includes fully internal loop compensation, as confirmed in the Features list and Section 8.1. This eliminates external RC networks and simplifies design, but requires careful selection of the output LC filter per the "Feedback Loop and Inductor-Capacitor (L-C) Filter Selection" section to ensure stability across operating conditions.
TPS54386PWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 28V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 25.2V
- Current - Output:
- 3A
- Frequency - Switching:
- 630kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-HTSSOP
TPS54386PWP FAQ
1.How can I place an order for TPS54386PWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54386PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54386PWP reliable?
The price and inventory of TPS54386PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54386PWP is usually 5 days.
3.What payment methods are accepted for TPS54386PWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54386PWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54386PWP?
TPS54386PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54386PWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54386PWP?
For technical support, including TPS54386PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54386PWP requirements.
6.How does Aetrix verify that TPS54386PWP is sourced from the original manufacturer or authorized distributors?
All TPS54386PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54386PWP meets industry standards.
7.What is the process for return or replacement of TPS54386PWP?
All TPS54386PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS54386PWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54386PWP part is unused and in its original packaging.
Return procedure for TPS54386PWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54386PWP Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
