My Inquiry
My Account
Texas Instruments TPS54395RSAT
- Part No.:
- TPS54395RSAT
- Manufacturer:
- Texas Instruments
- Package:
- 16-VQFN Exposed Pad
- Datasheet:
-
TPS54395RSAT.pdf
- Description:
- IC REG BUCK ADJ 3A DL 16QFN
- Quantity:
- Payment:
- Shipping:
Inventory:496
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54395RSAT from Texas Instruments is a dual-channel synchronous step-down DC/DC converter with integrated 90 mΩ high-side and 60 mΩ low-side N-channel MOSFETs per channel, supporting 3 A continuous output current per channel across 4.5 V–18 V input and 0.76 V–7.0 V output voltage ranges. It employs D-CAP2™ adaptive on-time control for fast transient response without external compensation, enabling point-of-load regulation in digital TV, STB, and gaming console power supplies.
For engineers reviewing the TPS54395RSAT datasheet, TPS54395RSAT pinout, TPS54395RSAT application, or TPS54395RSAT equivalent, key selection criteria include its dual 3A capability, 700 kHz pseudo-fixed switching frequency, non-sinking pre-biased soft start, cycle-by-cycle over-current protection, and thermal shutdown at 155°C - all in an HTSSOP-16 PowerPAD package.
Technical Context
The TPS54395RSAT implements two independent D-CAP2™ control loops, each combining adaptive on-time PWM with internal ramp-based ripple simulation to achieve stability with ceramic or ultra-low-ESR output capacitors. Its valley-current sensing uses thermally compensated rDS(on) loss-less detection on the low-side FETs, eliminating sense resistors while maintaining ±10% OCL accuracy across temperature.
Auto-Skip Eco-mode™ enables seamless transition from PWM to discontinuous conduction mode below ~300 mA load per channel, sustaining >85% efficiency at light loads. The device integrates a 5.5 V linear regulator (VREG5) with 75 mA output, used for gate drive bootstrap and internal circuitry, and features independent EN1/EN2 and SS1/SS2 pins for staggered startup and sequencing control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 18 V - supports wide-input industrial and consumer DC bus rails including 5 V, 12 V, and 15 V nominal supplies. |
| Output Voltage Range | 0.76 V to 7.0 V - programmable via resistor divider on VFB1/VFB2, enabling core logic (1.5 V), I/O (3.3 V), and analog (5 V) rails. |
| Max Output Current | 3 A per channel - sustained under full ambient range (–40°C to 85°C) with proper PCB thermal design using PowerPAD. |
| Switching Frequency | ~700 kHz - pseudo-fixed via adaptive on-time; enables compact magnetics and predictable EMI filtering without oscillator drift. |
| FET Rds(on) | 90 mΩ HS / 60 mΩ LS - optimized for low-duty-cycle operation (e.g., 1.5 V out @ 12 V in), minimizing conduction loss at typical PoL loads. |
| Feedback Accuracy | ±1.2% over temp - 765 mV reference with –115 to +115 ppm/°C TC ensures tight regulation across system thermal profile. |
| Protections | OCL (4.7 A typ), UVP (68% VREF), TSD (155°C), UVLO (3.83 V on VREG5) - hiccup-mode overload recovery prevents thermal runaway. |
Pinout & Package
TPS54395RSAT is housed in a 4.4 mm × 5 mm 16-pin HTSSOP (PWP) package with exposed PowerPAD thermal pad, requiring soldering to PCB ground plane for thermal performance (θJA = 41.4°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1, VIN2 | Power Input | Independent input rails for each channel; connect to bulk capacitance and decoupling network (≥10 µF ceramic + bulk). |
| SW1, SW2 | Switch Node | Drain-source connection of both FETs per channel; route with minimal loop area to reduce EMI and ringing. |
| VBST1, VBST2 | Bootstrap Supply | Drive high-side gate; requires 0.1 µF X5R ceramic capacitor between VBSTx and corresponding SWx. |
| PGND1, PGND2 | Power Ground | Low-side FET source return; tie directly to PowerPAD and separate from SGND to avoid noise coupling into feedback. |
| VFB1, VFB2 | Feedback Input | Resistor-divider tap point; high-impedance node (±0.4 µA bias) - route away from noisy traces and guard with SGND. |
| EN1, EN2 | Enable Control | CMOS-compatible inputs (2.0 V H-threshold); support independent channel enable/disable and sequencing. |
| SS1, SS2 | Soft-Start | Current-sink outputs (–8.0 µA typ); connect timing capacitor to GND for adjustable startup ramp (e.g., 1 ms per 1 nF). |
| VREG5 | Internal LDO Output | 5.5 V regulated supply for internal logic and bootstrap; bypass with ≥1 µF X5R ceramic to SGND. |
| GND | Signal Ground | Analog reference for VFB/SS pins; connect to single-point star ground near VFB dividers and SS caps. |
| PowerPAD | Thermal & Electrical Ground | Must be soldered to large PCB copper area tied to PGND; primary path for heat dissipation and low-impedance return. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP2™ Control Mode | Zero external compensation required; stable with ceramic, POSCAP, or SP-CAP output capacitors - reduces BOM count and layout sensitivity. |
| Non-Sinking Pre-Biased Soft Start | Prevents reverse current flow during startup into pre-biased outputs (e.g., hot-plug systems), avoiding bus droop or damage to downstream circuitry. |
| Loss-Less Current Sensing | rDS(on)-based valley-current detection eliminates sense resistor power loss and board space, preserving >90% peak efficiency at 3 A. |
| Auto-Skip Eco-mode™ | Reduces light-load quiescent current to 20 µA (shutdown) and maintains >87% efficiency at 10 mA per channel - extends battery life in standby modes. |
| Independent Dual-Channel Operation | Each channel has dedicated EN, SS, VFB, and PGND - enables asymmetric rail sequencing, fault isolation, and flexible power tree architecture. |
Applications
| Digital TV Power Supply | Networking Home Terminal |
|---|---|
|
Use Scenario: Powers SoC core (1.2 V), memory interface (1.5 V), and HDMI PHY (3.3 V) from 12 V DC input in slim-profile TVs. IC Role / Device Role / Timing Role: Dual-channel PoL regulator delivering tightly regulated, sequenced, low-noise DC rails with fast transient response to dynamic video processing loads. Use Value: Eliminates need for discrete compensation networks and external current-sense resistors, reducing solution size by 35% vs. traditional controllers. |
Use Scenario: Supplies CPU (1.1 V), DDR3 (1.5 V), and USB/PCIe interface (3.3 V) in cable modems and ONTs with strict thermal envelope. IC Role / Device Role / Timing Role: Dual synchronous buck managing independent rail startup timing and load-step recovery within <50 µs for packet-processing bursts. Use Value: Integrated PowerPAD and thermally compensated OCL enable 3 A/channel operation at 85°C ambient without heatsinks. |
| Digital Set Top Box (STB) | Gaming Console System Rail |
|
Use Scenario: Generates 1.2 V core, 1.8 V I/O, and 3.3 V peripheral rails from 12 V adapter in low-cost STBs with fanless enclosure. IC Role / Device Role / Timing Role: Dual-channel regulator with Eco-mode™ extending standby efficiency to >92% at 50 mA total load - critical for Energy Star compliance. Use Value: Pre-biased soft start prevents output voltage collapse during warm reboot when FPGA or flash memory retains charge. |
Use Scenario: Delivers GPU core (0.95 V), memory (1.35 V), and audio codec (3.3 V) rails in portable gaming devices with aggressive power cycling. IC Role / Device Role / Timing Role: Dual buck with independent EN/SS pins enabling precise power-up/down sequencing to meet ASIC reset timing requirements. Use Value: 700 kHz switching allows use of 2.2 µH inductors <3 mm height, meeting thin-form-factor mechanical constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54394RSAT | Same pinout and package; lower 2.5 A per channel rating and 500 kHz fixed frequency; no VREG5 LDO output. | Suitable for cost-sensitive designs where 3 A headroom is unnecessary and external 5 V bias is available. | Select TPS54394RSAT only if max load ≤2.5 A/channel and system already provides 5 V for gate drive. |
| MP2451DT-LF-Z | Single-channel 2 A converter in 8-pin SOIC; no D-CAP2™, requires external compensation; lacks pre-biased soft start and VREG5. | Requires two units for dual-rail use; higher component count, larger footprint, and reduced light-load efficiency vs. TPS54395RSAT. | Consider MP2451DT-LF-Z only for legacy designs constrained to SOIC packages or where dual-channel integration is not required. |
Compared with TPS54394RSAT and MP2451DT-LF-Z, the TPS54395RSAT delivers higher per-channel current, integrated gate-drive bias, and advanced soft-start - making it optimal for new dual-rail PoL designs demanding compactness, efficiency, and robust startup behavior.
Availability
TPS54395RSAT is available at Aetrix Electronics and suitable for digital TV, STB, and networking terminal applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS54395RSAT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and manufacturing.
The TPS54395RSAT belongs to TI's D-CAP2™ synchronous buck converter product line, engineered specifically for high-efficiency, low-component-count point-of-load regulation in consumer electronics with stringent size, thermal, and transient-response requirements.
FAQ
What is the maximum recommended junction temperature for continuous operation of the TPS54395RSAT?
The TPS54395RSAT features thermal shutdown at 155°C (typical), but for reliable continuous operation, TI specifies a maximum junction temperature of 150°C. Derating is advised above 125°C ambient; proper PCB thermal design using the PowerPAD and ≥4 thermal vias is essential to maintain TJ ≤150°C at full 3 A/channel load.
Does the TPS54395RSAT support independent voltage programming for each channel?
Yes, the TPS54395RSAT supports fully independent voltage programming: VFB1 and VFB2 are separate pins, each accepting a resistor divider to set distinct output voltages between 0.76 V and 7.0 V. The internal 765 mV reference applies identically to both channels, enabling asymmetric rails such as 1.5 V and 3.3 V simultaneously.
Can the TPS54395RSAT operate with ceramic output capacitors only, and what is the minimum recommended value?
Yes, the TPS54395RSAT is explicitly designed for ceramic output capacitors, leveraging D-CAP2™ control stability with ultra-low-ESR types. TI recommends 20 µF to 68 µF total per channel; for example, two parallel 22 µF X5R ceramics (44 µF total) are commonly used to meet ripple and transient requirements at 3 A load.
What is the purpose of the VREG5 pin on the TPS54395RSAT, and how should it be decoupled?
The VREG5 pin delivers a regulated 5.5 V output used internally for gate drivers and logic, and optionally for external bias. It must be bypassed with ≥1.0 µF high-quality ceramic capacitor (X5R or better) placed directly between VREG5 and SGND, as specified in the datasheet to ensure stable bootstrap charging and low-noise operation.
How does the TPS54395RSAT handle over-current conditions, and is the protection latching or auto-recovering?
The TPS54395RSAT uses cycle-by-cycle valley-current limiting with thermally compensated rDS(on) sensing. When triggered, it enters hiccup-mode: shuts down for ~7× soft-start time, then attempts restart. This non-latching, auto-recovering behavior protects against sustained overload while limiting average power dissipation and junction temperature rise.
TPS54395RSAT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP2™, Eco-Mode™
- Package/Case:
- 16-VQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.76V
- Voltage - Output (Max):
- 7V
- Current - Output:
- 3A
- Frequency - Switching:
- 700kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (4x4)
TPS54395RSAT FAQ
1.How can I place an order for TPS54395RSAT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54395RSAT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54395RSAT reliable?
The price and inventory of TPS54395RSAT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54395RSAT is usually 5 days.
3.What payment methods are accepted for TPS54395RSAT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54395RSAT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54395RSAT?
TPS54395RSAT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54395RSAT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54395RSAT?
For technical support, including TPS54395RSAT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54395RSAT requirements.
6.How does Aetrix verify that TPS54395RSAT is sourced from the original manufacturer or authorized distributors?
All TPS54395RSAT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54395RSAT meets industry standards.
7.What is the process for return or replacement of TPS54395RSAT?
All TPS54395RSAT units undergo pre-shipment inspection (PSI). If there is an issue with TPS54395RSAT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54395RSAT part is unused and in its original packaging.
Return procedure for TPS54395RSAT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54395RSAT Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
