Texas Instruments TPS543C20RVFT
- Part No.:
- TPS543C20RVFT
- Manufacturer:
- Texas Instruments
- Package:
- 40-PowerLFQFN
- Datasheet:
-
TPS543C20RVFT.pdf
- Description:
- IC REG BUCK ADJ 40A 40LQFN
- Quantity:
- Payment:

- Shipping:

Inventory:395
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS543C20RVFT from Texas Instruments is a 40-A, synchronous step-down DC/DC converter with integrated NexFET™ power stage (3 mΩ HS / 0.9 mΩ LS), adaptive internal compensation, and stackable architecture supporting up to 80 A across two devices. It operates from 4 V to 14 V input, delivers 0.6 V–5.5 V output, and features differential remote sensing for precision regulation in high-current server and networking POL applications.
For engineers reviewing the TPS543C20RVFT datasheet, TPS543C20RVFT pinout, TPS543C20RVFT application, or TPS543C20RVFT equivalent, key selection considerations include its 40-A single-device rating, 300 kHz–2 MHz programmable switching frequency (300 kHz–1 MHz when stacked), lossless current sensing, and support for safe startup into prebiased outputs - all in a thermally enhanced 40-pin LQFN-CLIP (5 mm × 7 mm) package.
Technical Context
The TPS543C20RVFT implements emulated peak-current-mode control with an internal ramp generator and integrator, eliminating external compensation components across its full 300 kHz–2 MHz operating range. Its Advanced Current Mode (ACM) architecture enables stable operation with low-ESR MLCC output capacitors and provides high noise immunity via a dedicated ramp selection network (10 resistor-programmable options).
It supports dual-phase stacking with precise current sharing (±15% accuracy at ≥20 A/phase), voltage sharing, and clock synchronization via ISHARE, VSHARE, and SYNC pins. Asynchronous Pulse Injection (API) and body braking reduce undershoot and overshoot during load transients, while safe prebias startup prevents damage to sensitive downstream loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 40 A continuous per device; supports 80 A in 2× stacked configuration with matched current/voltage sharing |
| Input Voltage Range | 4 V to 14 V - compatible with 5 V, 12 V intermediate bus architectures common in enterprise servers and switches |
| Output Voltage Range | 0.6 V to 5.5 V, set via VSEL pin strap; 0.5% reference accuracy ensures tight regulation for ASIC/FPGA core rails |
| Switching Frequency | 300 kHz–2 MHz (standalone); 300 kHz–1 MHz (stacked) - programmable via RT pin resistor for EMI optimization and layout flexibility |
| Power Stage RDS(on) | 3 mΩ (HS) / 0.9 mΩ (LS) - enables >90% efficiency at 12 VIN/1 VOUT/20 A with minimal thermal derating |
| Current Sensing | Lossless low-side sensing with ±10% overcurrent tolerance - eliminates sense resistor losses and improves thermal performance |
| Thermal Resistance | RθJC(bot) = 1 °C/W - single thermal pad directly connected to PGND enables efficient heat transfer to PCB ground plane |
Pinout & Package
TPS543C20RVFT is housed in a 40-pin LQFN-CLIP (RVFT) package measuring 5.00 mm × 7.00 mm with 0.5-mm pitch and a single exposed thermal pad internally connected to PGND. The package supports high-density, thermally robust layouts ideal for multi-rail POL systems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1,2 | RSP, RSN | Differential remote sense inputs - connect directly to load-side VOUT and GND to compensate for IR drop in PCB traces |
| 7 | BOOT | Bootstrap supply for high-side gate driver - requires 100-nF capacitor to SW; optional series resistor (1–10 Ω) reduces switching node ringing |
| 8–12 | SW | Switch node output - connects to power inductor; high dv/dt demands careful layout and snubber placement |
| 13–20, 27, – | PGND, GND, Thermal Tab | Low-impedance return paths - thermal tab must be soldered to large PGND copper area for RθJC(bot) = 1 °C/W performance |
| 21–25 | PVIN | High-current input power pins - require local 10–100 nF bypass capacitors to PGND to suppress MOSFET stress and EMI |
| 30 | ILIM | Overcurrent threshold programming - resistor to AGND sets trip point (e.g., 33.2 kΩ = 35 A ±10%) |
| 31,32 | ISHARE, VSHARE | Multi-phase current/voltage balancing signals - float for single-phase use; enable precise load sharing in stacked configurations |
| 33 | EN | Enable input with 1.45–1.75 V threshold and 300 mV hysteresis - supports sequencing and fault shutdown |
| 34 | PGD | Open-drain power-good indicator - asserts after soft-start completes and VOUT settles within ±8% of target |
| 35 | SYNC | Bidirectional sync interface - configurable as master (sync out) or slave (sync in) via MODE/RT pin settings |
| 36 | VSEL | Reference voltage selection - resistor to AGND programs 0.6–1.1 V internal reference with 0.5% accuracy |
| 37 | SS | Soft-start timing control - resistor to AGND selects 0.5–32 ms ramp time to limit inrush current into bulk capacitance |
| 38 | RT | Frequency setting - resistor to AGND programs switching frequency; also defines sync point in stacked mode |
| 39 | MODE | Functional mode control - configures API/body braking, OC threshold, and master/slave behavior in stackable operation |
| 40 | RAMP | Internal loop ramp adjustment - resistor to AGND selects one of 10 ramp slopes to optimize stability with specific LC combinations |
Key Features
| Feature | Design Value |
|---|---|
| Internally compensated ACM control | Eliminates external compensation network - simplifies design, reduces BOM count, and maintains stability across 300 kHz–2 MHz without tuning |
| Stackable 2× architecture | Enables 80-A output with automatic current/voltage sharing and synchronized switching - avoids phase-interleaving complexity and timing skew |
| Differential remote sensing | Compensates for up to 100 mV IR drop between IC and load - ensures ±0.5% output accuracy at point-of-load under dynamic load conditions |
| Asynchronous Pulse Injection (API) | Reduces output undershoot by >40% during fast load steps - critical for protecting low-voltage FPGA/ASIC cores during burst-mode operation |
| Safe prebias startup | Allows controlled ramp-up even when output capacitor is precharged - prevents reverse current flow and protects downstream components |
| Integrated 5-V BP LDO | Supplies gate driver and analog circuitry with 4.5–5.5 V output - eliminates need for external bias rail and improves system-level reliability |
Applications
| Enterprise Server Core Rails | Network Switch ASIC Power |
|---|---|
Use Scenario: Delivering 0.8 V @ 40 A to high-performance CPU/GPU cores in 1U rack servers with strict thermal envelope constraints. IC Role / Device Role / Timing Role: Primary point-of-load regulator with integrated power stage and adaptive current-mode control. Use Value: Achieves >92% efficiency at 12 VIN/0.8 VOUT/30 A while maintaining <±1% output regulation under 20-A/µs transient steps via API and body braking. |
Use Scenario: Powering 1.2 V I/O and 0.85 V SerDes rails in 100G Ethernet switch fabric ASICs requiring ultra-low noise and fast transient response. IC Role / Device Role / Timing Role: High-accuracy, low-noise POL converter with differential remote sensing and programmable soft-start. Use Value: Maintains ±5 mV output deviation during 15-A load steps due to lossless current sensing and 10-MHz unity-gain bandwidth remote amplifier. |
| Storage Controller SoC Supply | AI Accelerator Module Rail |
Use Scenario: Generating 1.8 V @ 25 A for NVMe SSD controller SoCs in enterprise storage arrays where power density and thermal management are critical. IC Role / Device Role / Timing Role: Thermally optimized buck converter with direct thermal pad connection to PCB ground plane. Use Value: Delivers full 25-A load at 125°C junction temperature using only 2-layer board with 2 oz copper, enabled by RθJC(bot) = 1 °C/W. |
Use Scenario: Providing 0.75 V @ 40 A to AI inference accelerators with rapid, asymmetric load transients (e.g., 0→35 A in <1 µs). IC Role / Device Role / Timing Role: Stackable high-current regulator with synchronized dual-phase operation and hiccup-mode overcurrent protection. Use Value: Supports 80-A peak demand via 2× TPS543C20RVFT stacking while limiting fault current to 60 A (HS short-circuit threshold) and enabling graceful recovery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-current synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS543B20RVFT | 25-A rating, identical pinout and feature set but lower current capability and no stackable frequency limitation (supports full 300 kHz–2 MHz when standalone) | Suitable for ≤25-A single-rail applications where space or cost constraints preclude dual-device stacking | Select when full 40-A capacity is unnecessary and thermal margin allows smaller solution size. |
| MP8770GQ-Z | 40-A monolithic buck with 4.5–16-V input, but lacks differential remote sensing, stackability, and programmable ramp; uses external compensation | Applicable in industrial motor drives or telecom power where remote sensing and multi-phase coordination are not required | Choose for simpler designs needing basic 40-A conversion without advanced POL features like current sharing or API. |
Compared with TPS543C20RVFT, the TPS543B20RVFT offers identical integration and control architecture at reduced current capacity, while the MP8770GQ-Z trades POL-specific features (remote sense, stacking, adaptive ramp) for broader input range and lower BOM count - making TPS543C20RVFT optimal for high-precision, high-density server and networking rails.
Availability
TPS543C20RVFT is available at Aetrix Electronics and suitable for enterprise server power delivery, AI accelerator module design, and high-speed networking infrastructure requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for TPS543C20RVFT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 50 years of innovation in high-reliability power conversion solutions.
The TPS543C20RVFT belongs to TI's SWIFT™ family of high-current synchronous buck converters, engineered specifically for demanding point-of-load applications in datacenter, networking, and AI hardware where efficiency, thermal performance, and multi-phase scalability are critical.
FAQ
What is the maximum input voltage supported by the TPS543C20RVFT?
The TPS543C20RVFT supports a recommended operating input voltage range of 4 V to 14 V. Its absolute maximum VIN rating is 16 V, but sustained operation above 14 V violates recommended conditions and may impact reliability or trigger overvoltage protection. The device is optimized for 5 V and 12 V intermediate bus systems common in enterprise servers and switches, and the 14-V upper limit aligns with standard ATX and telecom power specifications.
How does the TPS543C20RVFT achieve stable operation without external compensation components?
The TPS543C20RVFT uses an internally compensated Advanced Current Mode (ACM) control architecture with an integrated ramp generator and analog integrator. This emulated peak-current-mode topology eliminates the need for external Type-II or Type-III compensation networks by embedding stability across its full 300 kHz–2 MHz frequency range. The internal ramp tracks inductor current dynamics, enabling robust transient response and compatibility with low-ESR ceramic output capacitors - a key enabler of compact, high-density POL designs.
Can the TPS543C20RVFT be used in a single-phase configuration without stacking?
Yes, the TPS543C20RVFT operates fully functional in standalone mode delivering up to 40 A. Pins ISHARE and VSHARE are floated, SYNC is configured as free-running oscillator (via RT resistor), and MODE is set for single-phase operation. All features - including differential remote sensing, programmable soft-start, and API - remain active. Stacking is optional and adds scalability; it does not alter baseline functionality or require firmware or external logic to operate as a single-phase converter.
What thermal management requirements apply to the TPS543C20RVFT's exposed thermal pad?
TPS543C20RVFT's thermal pad is internally connected to PGND and must be soldered to a large, low-thermal-resistance PCB copper area tied to the power ground plane. TI specifies RθJC(bot) = 1 °C/W, achievable only with ≥80% solder coverage and ≥4 thermal vias (0.3-mm diameter, filled or capped) connecting the pad to inner ground layers. Failure to meet this requirement risks exceeding the 125°C maximum junction temperature under full 40-A load, triggering thermal shutdown or accelerated aging.
How is output voltage accuracy maintained under varying load and temperature conditions with the TPS543C20RVFT?
The TPS543C20RVFT achieves ±0.5% internal reference voltage accuracy over –40°C to 125°C, combined with differential remote sensing that measures VOUT directly at the load. This compensates for PCB trace resistance up to 100 mV, ensuring regulation remains within ±1% at the point-of-load despite current-induced IR drops. The remote amplifier features 75 dB open-loop gain and ±10 V/µs slew rate, preserving accuracy during fast transients - critical for powering modern low-voltage ASICs and FPGAs.
TPS543C20RVFT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 40-PowerLFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 40A
- Frequency - Switching:
- 300kHz ~ 2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LQFN-CLIP (7x5)
TPS543C20RVFT FAQ
1.How can I place an order for TPS543C20RVFT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS543C20RVFT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS543C20RVFT reliable?
The price and inventory of TPS543C20RVFT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS543C20RVFT is usually 5 days.
3.What payment methods are accepted for TPS543C20RVFT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS543C20RVFT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS543C20RVFT?
TPS543C20RVFT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS543C20RVFT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS543C20RVFT?
For technical support, including TPS543C20RVFT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS543C20RVFT requirements.
6.How does Aetrix verify that TPS543C20RVFT is sourced from the original manufacturer or authorized distributors?
All TPS543C20RVFT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS543C20RVFT meets industry standards.
7.What is the process for return or replacement of TPS543C20RVFT?
All TPS543C20RVFT units undergo pre-shipment inspection (PSI). If there is an issue with TPS543C20RVFT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS543C20RVFT part is unused and in its original packaging.
Return procedure for TPS543C20RVFT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS543C20RVFT Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

