Texas Instruments TPS54494RSAR
- Part No.:
- TPS54494RSAR
- Manufacturer:
- Texas Instruments
- Package:
- 16-VQFN Exposed Pad
- Datasheet:
-
TPS54494RSAR.pdf
- Description:
- IC REG BUCK ADJ 4A/2A DL 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,384
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54494RSAR from Texas Instruments is a dual-channel synchronous step-down DC/DC converter with integrated 90 mΩ high-side and 60 mΩ low-side N-channel MOSFETs per channel, delivering 4 A on Channel 1 and 2 A on Channel 2. It operates from 4.5 V to 18 V input, supports output voltages from 0.76 V to 7 V, and uses D-CAP2™ adaptive on-time control for fast transient response in digital TV, STB, and gaming console power supplies.
For engineers reviewing the TPS54494RSAR datasheet, TPS54494RSAR pinout, TPS54494RSAR application, or TPS54494RSAR equivalent, key selection considerations include its HTSSOP-16 (RSA) package with PowerPAD™ thermal pad, non-sinking pre-biased soft start, cycle-by-cycle over-current protection, and Eco-mode™ operation enabling >90% efficiency at light loads across –40°C to 85°C ambient.
Technical Context
The TPS54494RSAR implements D-CAP2™ control combining adaptive on-time PWM with internal compensation-eliminating external loop components while supporting ceramic and polymer output capacitors. Its two independent channels share no critical analog resources, enabling asymmetric configurations (e.g., 3.3 V/4 A + 1.5 V/2 A).
Each channel features thermally compensated rDS(on)-based current sensing, fixed 1 ms soft-start, and independent power-good (PG1/PG2) outputs with ±16% voltage window and 1.5 ms enable delay. Switching frequency is pseudo-fixed at 700 kHz, varying <±5% over input voltage and load due to adaptive on-time calculation (TON ∝ VOx/VINx).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 18 V - supports wide-input industrial and consumer power rails including 5 V, 12 V, and 15 V nominal supplies. |
| Output Voltage Range | 0.76 V to 7 V - programmable via resistor divider; enables core logic (1.0–1.5 V), I/O (1.8–3.3 V), and auxiliary (5 V) rails. |
| Channel 1 Current | 4 A continuous - sufficient for FPGA I/O banks or SoC peripherals without external current sharing. |
| Channel 2 Current | 2 A continuous - suitable for memory interfaces or secondary processor domains. |
| Switching Frequency | 700 kHz typical - balances EMI, inductor size, and efficiency; varies <±5% with VIN and load due to adaptive timing. |
| Feedback Accuracy | ±0.9% at 25°C (758–773 mV) - ensures tight regulation for sensitive digital loads; tempco ±115 ppm/°C. |
| Thermal Shutdown | 155°C threshold with 25°C hysteresis - protects against sustained overload; junction temperature monitored directly. |
Pinout & Package
TPS54494RSAR is housed in a 4 mm × 4 mm, 16-pin HTSSOP (RSA) package with exposed thermal pad (PowerPAD™) soldered to PCB ground for enhanced thermal dissipation (θJB = 9.9°C/W). Pin numbering follows standard top-view orientation with Pin 1 at bottom-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1 (Pin 3) | Main supply input for CH1 | Connects to high-side FET drain and powers internal 5.5 V LDO (VREG5); requires local 10 µF ceramic decoupling. |
| VIN2 (Pin 2) | Main supply input for CH2 | Independent input rail; enables dual-input systems or isolated domain powering. |
| VBST1 (Pin 4), VBST2 (Pin 1) | Bootstrap supply for CH1/CH2 high-side gates | Each requires dedicated 0.1 µF X5R ceramic capacitor to SWx; internal diode charges from VREG5. |
| SW1 (Pin 5), SW2 (Pin 16) | Switch node outputs | Connect to inductor high-side terminals; carry high dv/dt; require short, low-inductance PCB routing. |
| PGND1 (Pin 6), PGND2 (Pin 15) | Power ground returns | Low-side FET source connections and current sense reference; must tie to thermal pad and system PGND. |
| EN1 (Pin 7), EN2 (Pin 14) | Enable inputs | Active-high logic (2.0 V threshold); support independent sequencing; internal 450 kΩ pull-down when floating. |
| VFB1 (Pin 9), VFB2 (Pin 12) | Feedback inputs | High-impedance (±0.4 µA) nodes for resistor-divider monitoring of VO1/VO2; connect directly to GND-referenced divider. |
| PG1 (Pin 8), PG2 (Pin 13) | Open-drain power-good outputs | Assert low if VOx deviates >±16%; require external pull-up (e.g., 10 kΩ to 3.3 V) for system monitoring. |
| VREG5 (Pin 11) | 5.5 V linear regulator output | Powers internal circuitry and VBSTx; bypass with ≥1 µF X5R ceramic to GND; active only when ENx = high. |
| GND (Pin 10) | Signal ground reference | Return for VFBx, SSx, and analog comparators; must be star-connected to PGND at single point near IC. |
| Thermal Pad | Exposed copper pad (back side) | Electrically connected to GND; mandatory soldering required for thermal performance and EMI reduction. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP2™ Control Mode | Zero external compensation required; stable with ceramic, POSCAP, or SP-CAP output capacitors; achieves <10 µs load transient recovery. |
| Non-Sinking Pre-Biased Soft Start | Prevents reverse current into powered-up rails during startup; enables safe hot-plug and multi-rail sequencing. |
| Loss-Less Low-Side Current Sensing | rDS(on)-based sensing eliminates sense resistor losses; thermally compensated to maintain OCP accuracy across –40°C to 125°C junction. |
| Eco-mode™ Operation | Auto-skips pulses below ~200 mA load; maintains >85% efficiency at 10 mA output while reducing quiescent current to 15 µA. |
| Hiccup-Mode Overload Protection | Enters 7×UVP-enable-delay shutdown cycle during sustained OCP; limits average power dissipation and junction temperature rise. |
Applications
| Digital Television Power Supply | Networking Home Terminal |
|---|---|
Use Scenario: Dual-rail power for SoC (1.2 V core, 3.3 V I/O) and video processing ASIC in 4K UHD TV platforms. IC Role / Device Role / Timing Role: Primary buck controller providing tightly regulated, low-noise, fast-transient power with independent enable sequencing. Use Value: D-CAP2™ eliminates compensation network, reducing BOM count by 4–6 passive components per channel versus voltage-mode controllers. | Use Scenario: Compact power solution for cable modem/router with separate 1.5 V DDR3 memory and 5 V USB PHY rails. IC Role / Device Role / Timing Role: Dual-output regulator managing asymmetric loads (2 A DDR3, 4 A USB/PHY) from shared 12 V input. Use Value: Integrated 90/60 mΩ FETs achieve >92% peak efficiency at 12 V→3.3 V/4 A, reducing thermal design burden in sealed enclosures. |
| Digital Set Top Box (STB) | Gaming Console Mainboard |
Use Scenario: Power management for ARM-based STB SoC requiring 1.0 V CPU core, 1.8 V GPU, and 3.3 V peripheral rails. IC Role / Device Role / Timing Role: Dual-channel buck supplying core and I/O domains with independent PG signaling for firmware-controlled power sequencing. Use Value: Fixed 1 ms soft-start and ±16% PG window ensure reliable boot under variable input conditions (e.g., aging wall adapters). | Use Scenario: Secondary power stage for GPU voltage regulation in portable gaming handhelds with thermal constraints. IC Role / Device Role / Timing Role: High-efficiency buck delivering 1.5 V/2 A to GPU core while operating in Eco-mode during idle states. Use Value: 9.9°C/W θJB enables full 2 A load in 40°C ambient without heatsink, leveraging PowerPAD™ thermal pad soldering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS544B20RJER | Higher current (4 A/4 A), 3.5 V–20 V input, pin-compatible RSA-16 but requires external compensation; no Eco-mode. | Preferred for symmetric high-current loads (e.g., dual-core SoCs); lacks pre-biased soft start and loss-less current sensing. | Select when needing matched 4 A channels and higher input voltage tolerance; accept added compensation complexity. |
| MP8845GQ-Z | Monolithic dual 3 A/2 A buck; 2.5 V–18 V input; fixed 500 kHz frequency; no D-CAP2™ or PG outputs. | Suitable for cost-sensitive consumer devices where PG signaling and ultra-fast transients are not required. | Choose for simplified layout and lower unit cost where ±2% regulation and basic OVP/UVP suffice. |
Compared with TPS54494RSAR, TPS544B20RJER offers higher per-channel current and wider input range but adds external compensation and removes Eco-mode efficiency optimization, while MP8845GQ-Z reduces feature set and precision to achieve lower BOM cost and smaller footprint-making TPS54494RSAR optimal for applications demanding fast transient response, pre-biased startup, and dual-rail power-good monitoring.
Availability
TPS54494RSAR is available at Aetrix Electronics and suitable for digital TV power supplies, networking home terminals, and gaming console mainboards requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS54494RSAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion.
The TPS54494RSAR belongs to TI's D-CAP2™ synchronous buck converter product line, designed specifically for space-constrained, high-transient consumer and computing applications where minimal external components and robust pre-biased startup are essential.
FAQ
What is the maximum allowable input voltage for the TPS54494RSAR?
The absolute maximum input voltage rating for VIN1 and VIN2 pins of the TPS54494RSAR is 20 V. However, the recommended operating range is 4.5 V to 18 V. Exceeding 18 V may trigger UVLO or cause reliability degradation; operation above 20 V risks permanent damage. The device includes internal clamping and thermal shutdown to mitigate transient overvoltage events, but sustained operation beyond 18 V is not advised.
Does the TPS54494RSAR support independent enable control for each channel?
Yes, the TPS54494RSAR provides fully independent enable inputs: EN1 (Pin 7) controls Channel 1 and EN2 (Pin 14) controls Channel 2. Each has a 2.0 V logic-high threshold and internal 450 kΩ pull-down resistor, allowing flexible power sequencing-such as powering up the 3.3 V rail before the 1.5 V rail in an SoC system. Both channels can also be tied together for simultaneous enable if needed.
How does the TPS54494RSAR handle pre-biased output conditions during startup?
The TPS54494RSAR implements non-sinking pre-biased soft start: when the output voltage is already present (e.g., from another supply), the controller delays activation of the low-side FET until the internal soft-start DAC voltage exceeds the feedback voltage. It then incrementally increases low-side gate pulse width cycle-by-cycle, preventing reverse current flow and ensuring monotonic ramp-up. This behavior is intrinsic to the TPS54494RSAR and requires no external circuitry.
What thermal performance can be expected from the TPS54494RSAR in a typical 2-layer PCB layout?
In a standard 2-layer PCB with 1 oz copper, 200 mm² thermal pad area, and no additional copper pours, the TPS54494RSAR achieves θJB = 9.9°C/W. At 4 A/2 A full load with 12 V input, junction temperature rise is approximately 45°C above ambient-well within the 150°C max rating. Performance improves significantly with internal layer copper pours and thermal vias under the PowerPAD™, enabling continuous operation at full rated current in 60°C ambient.
Can the TPS54494RSAR operate with ceramic output capacitors only, and what is the minimum recommended value?
Yes, the TPS54494RSAR is explicitly optimized for ceramic output capacitors, supported by D-CAP2™ control stability with ultra-low ESR types. The recommended total output capacitance is 20 µF to 68 µF per channel; for example, two parallel 22 µF X5R 0805 capacitors (44 µF total) are commonly used. Ceramic-only designs eliminate electrolytic bulk caps, reduce board area, and improve reliability-no tantalum or aluminum polymer is required for stable operation.
TPS54494RSAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP2™, Eco-Mode™
- Package/Case:
- 16-VQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.76V
- Voltage - Output (Max):
- 7V
- Current - Output:
- 4A, 2A
- Frequency - Switching:
- 700kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (4x4)
TPS54494RSAR FAQ
1.How can I place an order for TPS54494RSAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54494RSAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54494RSAR reliable?
The price and inventory of TPS54494RSAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54494RSAR is usually 5 days.
3.What payment methods are accepted for TPS54494RSAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54494RSAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54494RSAR?
TPS54494RSAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54494RSAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54494RSAR?
For technical support, including TPS54494RSAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54494RSAR requirements.
6.How does Aetrix verify that TPS54494RSAR is sourced from the original manufacturer or authorized distributors?
All TPS54494RSAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54494RSAR meets industry standards.
7.What is the process for return or replacement of TPS54494RSAR?
All TPS54494RSAR units undergo pre-shipment inspection (PSI). If there is an issue with TPS54494RSAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54494RSAR part is unused and in its original packaging.
Return procedure for TPS54494RSAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54494RSAR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

