Texas Instruments TPS54610PWPR
- Part No.:
- TPS54610PWPR
- Manufacturer:
- Texas Instruments
- Package:
- 28-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54610PWPR.pdf
- Description:
- IC REG BUCK ADJ 6A 28HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,634
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54610 from Texas Instruments is a 3-V to 6-V input, 6-A synchronous buck PWM converter with integrated 30-mΩ high- and low-side MOSFETs, adjustable output down to 0.9 V (±1.0% accuracy), and selectable switching frequency (350/550 kHz fixed or 280–700 kHz adjustable). It delivers point-of-load regulation for FPGAs and microprocessors in space-constrained telecom and computing systems.
For engineers reviewing the TPS54610 datasheet, TPS54610 pinout, TPS54610 application, or TPS54610 equivalent, key selection considerations include its HTSSOP-28 PowerPAD™ thermal performance, internal/external slow-start control, power-good signaling for supply sequencing, and cycle-by-cycle current limiting with 200 ns response time.
Technical Context
The TPS54610 implements a voltage-mode PWM control architecture with a high-performance error amplifier (110 dB open-loop gain, 5 MHz unity-gain bandwidth) enabling flexible LC filter design. Its adaptive dead-time logic prevents shoot-through by coordinating high- and low-side gate drive timing based on MOSFET gate voltage thresholds.
It integrates undervoltage lockout (UVLO start at 2.95 V, 160 mV hysteresis), thermal shutdown (trip at 150°C, 10°C hysteresis), and overcurrent protection via high-side current sensing with 100 ns leading-edge blanking - all operating without external components beyond compensation network and bootstrap capacitor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3 V to 6 V - supports single-cell Li-ion, 3.3 V/5 V rails, and intermediate bus architectures. |
| Continuous Output Current | 6 A - sustained delivery without derating under typical PCB layout with thermal vias. |
| Output Voltage Accuracy | ±1.0% at 0.9 V - enables tight regulation for core voltages of modern DSPs and ASICs. |
| Switching Frequency | 350 kHz / 550 kHz fixed or 280–700 kHz adjustable - balances efficiency, size, and EMI in dense layouts. |
| MOSFET rDS(on) | 26–47 mΩ (high-side, VI = 6 V) - minimizes conduction loss and thermal rise at full load. |
| Power-Good Threshold | VSENSE ≥ 90% Vref (0.802 V min) - provides reliable reset signaling for processors during startup and fault conditions. |
| Thermal Resistance | RθJA = 31.0°C/W (HTSSOP-28 with solder) - enables 5.49 W power dissipation at 25°C ambient without heatsink. |
Pinout & Package
TPS54610 is housed in a thermally enhanced 28-pin HTSSOP (PWP) package measuring 9.70 mm × 6.40 mm, featuring an exposed thermal pad for direct PCB copper connection to AGND - eliminating need for external heatsinks in most 6-A applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (Pin 1) | Analog ground reference | Return path for compensation network, VBIAS capacitor, RT resistor, and SYNC; must be connected to thermal pad. |
| BOOT (Pin 5) | Bootstrap supply node | Drives high-side MOSFET gate via 0.022–0.1 μF ceramic capacitor to PH; enables floating gate drive. |
| COMP (Pin 3) | Error amplifier output | Connects external Type II/III compensation network to VSENSE; sets loop stability and transient response. |
| PGND (Pins 15–19) | Power ground return | High-current return for low-side FET and input/output capacitors; requires large copper pour and single-point tie to AGND. |
| PH (Pins 6–14) | Phase node | Junction of internal high-/low-side FETs and output inductor; carries high di/dt switching current. |
| PWRGD (Pin 4) | Open-drain power-good flag | Signals valid output (≥90% Vref); used for processor reset, fault indication, and supply sequencing. |
| RT (Pin 28) | Frequency setting input | Resistor to AGND sets free-running frequency (280–700 kHz); required when using SYNC or external clock. |
| SS/ENA (Pin 26) | Enable/slow-start control | Logic-enable threshold at 1.2 V; external capacitor extends soft-start time for inrush current limiting. |
| VBIAS (Pin 25) | Bias regulator output | Supplies internal circuitry; bypassed with 0.1–1.0 μF ceramic cap to AGND; usable as external reference. |
| VIN (Pins 20–24) | Main input supply | Feeds power FETs and internal LDO; requires local 10 μF ceramic bypass to PGND near package. |
| VSENSE (Pin 2) | Feedback sense input | Inverting input of error amplifier; connects to output divider; determines regulated output voltage. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 30-mΩ MOSFETs | Enables compact 6-A solution with <15 mm² board area and eliminates discrete driver/layout complexity. |
| Adjustable 0.9 V output | Supports core voltages for advanced FPGAs (e.g., Xilinx Kintex-7), DSPs, and ARM-based SoCs requiring sub-1 V rails. |
| Synchronizable 280–700 kHz PWM | Allows EMI reduction via frequency dithering or alignment with system clocks to avoid beat frequencies. |
| Internal/external slow-start | Prevents input rail collapse during startup; programmable via SS/ENA capacitor for custom ramp profiles. |
| Power-good with hysteresis | Provides clean, glitch-immune reset signal (35 μs deglitch, 3% Vref hysteresis) for deterministic system boot. |
Applications
| Telecom Point-of-Load | Server CPU Core Supply |
|---|---|
Use Scenario: Regulating 0.95 V @ 6 A for FPGA transceiver banks in 5G baseband units with strict thermal envelope. IC Role / Device Role / Timing Role: Primary synchronous buck controller delivering tightly regulated core voltage with fast transient response. Use Value: Integrated MOSFETs and PowerPAD™ enable >85% efficiency at full load without heatsink, reducing board thickness and cooling cost. | Use Scenario: Generating 1.0 V @ 6 A for ARM Cortex-A72 clusters in edge AI servers with multi-rail sequencing requirements. IC Role / Device Role / Timing Role: High-current DC/DC converter providing sequenced, power-good-monitored core supply. Use Value: PWRGD output coordinates with PMIC to ensure safe boot order; ±1.0% accuracy maintains CPU stability under dynamic load. |
| Optical Module Bias Supply | Notebook GPU Core Rail |
Use Scenario: Powering 1.2 V analog front-end circuits in coherent optical transceivers where noise and ripple affect SNR. IC Role / Device Role / Timing Role: Low-noise, high-PSRR buck regulator supplying sensitive analog ICs adjacent to high-speed SerDes. Use Value: High-bandwidth error amplifier (5 MHz GBW) and external compensation allow <10 mVpp ripple at 100 kHz, preserving signal integrity. | Use Scenario: Delivering 0.9 V @ 6 A to discrete GPU cores in ultrabooks with aggressive thermal limits and battery life targets. IC Role / Device Role / Timing Role: Efficient, thermally optimized step-down converter operating from 5 V USB-C PD input. Use Value: 31.0°C/W RθJA and 26 mΩ rDS(on) sustain 6 A continuously at 70°C ambient, extending battery runtime vs. discrete solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54612PWPR | Fixed 1.2 V output; no external feedback divider needed; identical pinout and thermal performance. | Best for designs requiring fixed 1.2 V without trimming; eliminates two resistors but loses adjustability. | Select when output voltage is fixed and board space savings outweigh flexibility needs. |
| TPS54616PWPR | Fixed 3.3 V output; same HTSSOP-28 package; shares all protection features and thermal specs. | Targeted at I/O or auxiliary rail generation where 3.3 V is standard; simplifies BOM for non-core supplies. | Choose for secondary rails where 3.3 V is required and adjustable VOUT adds unnecessary complexity. |
Compared with TPS54612PWPR and TPS54616PWPR, the TPS54610 offers full output adjustability down to 0.9 V - critical for next-generation low-voltage processors - while maintaining identical thermal, protection, and layout compatibility across the family.
Availability
TPS54610 is available at Aetrix Electronics and suitable for telecom infrastructure, server power management, and portable computing applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS54610 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency DC/DC conversion.
The TPS546xx family was designed specifically for high-density point-of-load applications in networking, computing, and communications equipment - prioritizing thermal performance, integration, and robust protection in compact packages.
FAQ
What is the minimum recommended input voltage for reliable operation of the TPS54610?
The TPS54610 incorporates an undervoltage lockout (UVLO) circuit that prevents startup until the input voltage reaches 2.95 V (typical). Operation is guaranteed from 3 V to 6 V per datasheet specifications. Below 3 V, the device remains disabled even if VIN momentarily exceeds the threshold due to UVLO hysteresis (160 mV) and 2.5 μs deglitching - ensuring stable behavior during brownout conditions. The TPS54610 will not function reliably below this threshold.
Can the TPS54610 be synchronized to an external clock, and what are the constraints?
Yes, the TPS54610 supports external synchronization via the SYNC pin across 330 kHz to 700 kHz. To synchronize, drive SYNC with a clean CMOS-level clock and connect an RT resistor set to produce a free-running frequency ≈80% of the external clock. For example, for a 500 kHz sync signal, use RT ≈ 100 kΩ. The SYNC pin must meet logic thresholds (high ≥2.5 V, low ≤0.8 V), and pulse width must exceed 50 ns. The TPS54610 does not support spread-spectrum or phase-shifted synchronization.
How does the TPS54610 handle output current sinking, and is it safe for pre-biased start-up?
The TPS54610 supports continuous current sinking during output discharge or negative transients, enabled by its synchronous architecture and high-side/lower-side MOSFET control. However, it lacks dedicated pre-bias start-up capability: if the output is pre-charged above target before enable, the device may source excessive current until regulation is established. The TPS54610 relies on external circuitry (e.g., input OR-ing diode) for true pre-bias tolerance - unlike later TI parts such as TPS54673.
What thermal performance can be expected from the TPS54610 in a standard 4-layer PCB layout?
In a JEDEC-standard 4-layer test board (3″×3″, 1.5 oz top/bottom copper, 12 thermal vias to inner planes), the TPS54610 achieves RθJA = 31.0°C/W with soldered thermal pad. At 6 A output and 5 V input, junction temperature rise is ~45°C above ambient - well within the 125°C max rating. Without thermal vias or pad soldering, RθJA degrades to 40.5°C/W, limiting continuous current to ~4.5 A at 70°C ambient. The TPS54610's PowerPAD™ design makes thermal performance highly layout-dependent.
Is the TPS54610 RoHS-compliant and qualified for industrial temperature range?
Yes, the TPS54610PWPR is RoHS-compliant (lead-free, halogen-free) and specified for operation across –40°C to +125°C junction temperature. Its absolute maximum ratings and recommended operating conditions explicitly cover this full industrial range, and thermal metrics (e.g., RθJB = 15.1°C/W) are validated under JEDEC JESD51-2 conditions. The device meets TI's standard industrial qualification testing including HTOL, uHAST, and temperature cycling - making it suitable for harsh-environment deployments where the TPS54610 is deployed.
TPS54610PWPR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 28-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.891V
- Voltage - Output (Max):
- 5.4V
- Current - Output:
- 6A
- Frequency - Switching:
- 350kHz, 550kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-HTSSOP
TPS54610PWPR FAQ
1.How can I place an order for TPS54610PWPR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54610PWPR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54610PWPR reliable?
The price and inventory of TPS54610PWPR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54610PWPR is usually 5 days.
3.What payment methods are accepted for TPS54610PWPR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54610PWPR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54610PWPR?
TPS54610PWPR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54610PWPR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54610PWPR?
For technical support, including TPS54610PWPR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54610PWPR requirements.
6.How does Aetrix verify that TPS54610PWPR is sourced from the original manufacturer or authorized distributors?
All TPS54610PWPR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54610PWPR meets industry standards.
7.What is the process for return or replacement of TPS54610PWPR?
All TPS54610PWPR units undergo pre-shipment inspection (PSI). If there is an issue with TPS54610PWPR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54610PWPR part is unused and in its original packaging.
Return procedure for TPS54610PWPR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54610PWPR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

