Texas Instruments TPS54618RTET
- Part No.:
- TPS54618RTET
- Manufacturer:
- Texas Instruments
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
TPS54618RTET.pdf
- Description:
- IC REG BUCK ADJ 6A 16WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:730
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54618RTET from Texas Instruments is a 2.95-V to 6-V, 6-A synchronous step-down DC/DC converter with integrated high- and low-side 12-mΩ MOSFETs, 0.799-V ±1% voltage reference (–40°C to +150°C), adjustable 300-kHz to 2-MHz switching frequency via RT/CLK pin, and open-drain PWRGD output indicating VOUT within 93–107% of nominal. It delivers point-of-load regulation for FPGAs and ASICs in space-constrained industrial and telecom systems.
For engineers reviewing the TPS54618RTET datasheet, TPS54618RTET pinout, TPS54618RTET application, or TPS54618RTET equivalent, this page provides verified technical context, validated pin functions, confirmed efficiency vs. load curves at 1.8 V/3.3 V/1.05 V outputs, thermal performance data (RθJA = 44.38°C/W), and real-world sequencing and synchronization capabilities using SS/TR and RT/CLK pins.
Technical Context
The TPS54618RTET implements constant-frequency peak current-mode control with internal slope compensation to prevent subharmonic oscillation across duty cycles up to 100%. Its transconductance error amplifier (245 μA/V normal mode, 79 μA/V during slow-start) compares VSENSE against either the 0.799-V reference or SS/TR voltage, enabling precise output tracking and soft-start.
It integrates a boot regulator with UVLO monitoring (2.1 V BOOT-PH threshold), supports external clock synchronization via PLL on RT/CLK, and features frequency foldback during overcurrent or startup to limit inductor current. The device enters shutdown at EN < 1.18 V, drawing only 5.5 µA supply current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.95 V to 6 V - supports wide-input industrial and telecom rails without pre-regulation. |
| Output Current | 6 A continuous - enables single-chip power delivery for mid-tier FPGAs and DSPs. |
| Switching Frequency | 300 kHz to 2 MHz - selectable via RT resistor or external clock; allows optimization of size vs. efficiency. |
| Voltage Reference | 0.799 V ±1% over –40°C to +150°C - ensures stable output accuracy across automotive-grade junction temps. |
| Efficiency Peak | 95% at 5 VIN/1.8 VOUT, 3 A, 500 kHz - achieved via dual 12-mΩ MOSFETs and low 515-µA quiescent current. |
| Thermal Resistance | RθJA = 44.38°C/W - validated on JEDEC high-K board; enables 6-A operation with minimal heatsinking in 3×3 mm WQFN. |
| Power-Good Threshold | 93% to 107% of VOUT - open-drain PWRGD asserts low outside this window, supporting reliable system sequencing. |
| Shutdown Current | 5.5 µA - ultra-low quiescent draw enables always-on subsystems without battery drain. |
Pinout & Package
TPS54618RTET uses a thermally enhanced 3-mm × 3-mm, 16-pin WQFN package (RTE) with exposed PowerPad for optimal PCB heat dissipation. The PowerPad must be soldered to a solid ground plane using ≥4 thermal vias.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 1, 2, 16) | Input power supply input | Accepts 2.95–6 V; multiple pins reduce IR drop and improve current handling. |
| GND (Pins 3, 4) | Power ground return | Direct connection to PowerPad required; separates power and analog ground paths. |
| PH (Pin 10) | Switch node | Connects to inductor; source of high-side MOSFET and drain of low-side MOSFET. |
| BOOT (Pin 13) | High-side gate drive supply | Requires 0.1-μF X7R/X5R ceramic capacitor to PH; monitored by internal UVLO (2.1 V). |
| VSENSE (Pin 6) | Feedback input | Inverting input of error amplifier; sets output via resistor divider to 0.799 V reference. |
| COMP (Pin 7) | Error amplifier output | Connects to RC compensation network; drives PWM comparator with 245 μA/V transconductance. |
| EN (Pin 15) | Enable control | Pull below 1.18 V to disable; internal 1.6-μA pullup enables floating-pin default operation. |
| SS/TR (Pin 9) | Slow-start/tracking input | 2-μA internal current source charges external capacitor; enables controlled ramp-up or supply sequencing. |
| RT/CLK (Pin 8) | Frequency setting/sync input | Resistor-to-ground sets fSW; accepts external clock (300–2000 kHz) with PLL lock time of 42 μs. |
| PWRGD (Pin 14) | Power-good indicator | Open-drain output; low when VOUT is outside 93–107% window; 56–100 Ω typical ON-resistance. |
| AGND (Pin 5) | Analog ground | Must tie to GND near device; isolates noise-sensitive feedback and compensation paths. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated dual MOSFETs | 12-mΩ high-side / 13-mΩ low-side (typ.) enable >95% efficiency at 3 A without external switches. |
| Adjustable soft-start & tracking | SS/TR pin with 2-μA charge current supports repeatable power-up sequencing and inrush limiting. |
| Synchronization capability | RT/CLK pin includes PLL for jitter-free alignment to system clock-critical for noise-sensitive RF or ADC supplies. |
| Robust fault protection | Includes thermal shutdown (168°C), frequency foldback, overvoltage masking (109% trip), and UVLO with programmable hysteresis. |
| Ultra-low shutdown current | 5.5 µA max shutdown supply current extends battery life in standby or always-on applications. |
Applications
| Point-of-Load FPGA Supply | Industrial PLC Core Rail |
|---|---|
|
Use Scenario: Powers Xilinx Artix-7 FPGA core (1.05 V/3.5 A) from 5-V intermediate bus in compact PLC module. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering tightly regulated, low-noise core voltage with fast transient response. Use Value: Integrated 12-mΩ MOSFETs and 0.799-V reference ensure ±1% output accuracy across –40°C to +85°C ambient, eliminating need for external trimming. |
Use Scenario: Generates 3.3-V I/O rail for ARM Cortex-M7-based controller in DIN-rail mounted automation hardware. IC Role / Device Role / Timing Role: High-density step-down converter with PWRGD signaling used for safe power sequencing with microcontroller reset logic. Use Value: Open-drain PWRGD with 2% hysteresis and 93–107% window enables reliable system-level power-up coordination without additional comparators. |
| Optical Transceiver Bias Supply | 5G Small Cell Baseband ASIC Supply |
|
Use Scenario: Supplies 1.8-V analog bias rail for 25-Gbps SFP28 transceiver modules operating at full temperature range. IC Role / Device Role / Timing Role: Low-noise, high-efficiency buck converter synchronized to system clock via RT/CLK pin to suppress switching interference in RF path. Use Value: PLL-based clock sync eliminates beat frequencies between switching and data clocks, reducing EMI-induced BER degradation. |
Use Scenario: Delivers 1.2-V core voltage (6 A peak) to Qualcomm QDM43xx baseband processor in outdoor small cell unit. IC Role / Device Role / Timing Role: Thermally optimized 3×3 mm WQFN converter managing high-current bursts while maintaining <150°C junction temperature. Use Value: RθJA = 44.38°C/W and exposed PowerPad allow full 6-A operation without heatsink in sealed IP65 enclosure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54418RTET | Pin-compatible 4-A version; identical pinout and feature set but lower current rating and 8-mΩ MOSFETs. | Suitable for lower-power DSPs or microcontrollers where 4-A headroom suffices; not rated for sustained 6-A loads. | Select TPS54418RTET only if output current demand is ≤4 A and thermal margin is sufficient at target ambient. |
| MP2315GJ-Z | Monolithic 6-A buck with 3.3–18-V input, fixed 500-kHz fSW, no RT/CLK sync or SS/TR tracking capability. | Used in cost-sensitive consumer electronics; lacks precision sequencing, clock sync, and wide-temp reference needed for industrial use. | Choose MP2315GJ-Z only for non-critical 5-V rail generation where timing flexibility and ±1% reference stability are unnecessary. |
Compared with TPS54618RTET, TPS54418RTET offers identical interface and layout compatibility but reduced current capacity, while MP2315GJ-Z trades advanced control features for wider input range and lower BOM count-making TPS54618RTET the optimal choice for thermally constrained, high-precision, multi-rail industrial designs requiring synchronization and sequencing.
Availability
TPS54618RTET is available at Aetrix Electronics and suitable for industrial PLCs, optical transceivers, 5G small cell baseband units, and FPGA-based test equipment requiring stable component supply across extended temperature and long production lifecycles.
Supply support for TPS54618RTET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power conversion solutions.
The TPS54618RTET belongs to TI's SWIFT™ synchronous buck converter family, engineered for high-density, high-efficiency point-of-load regulation in demanding industrial, telecom, and computing applications where thermal performance, precision, and timing control are critical.
FAQ
What is the maximum continuous output current supported by the TPS54618RTET?
The TPS54618RTET supports 6 A continuous output current under recommended operating conditions (TJ ≤ 150°C, proper PCB thermal design). Its dual 12-mΩ MOSFETs, 44.38°C/W junction-to-ambient thermal resistance, and thermally enhanced 3×3 mm WQFN package enable this rating without external heatsinking in typical 4-layer board layouts.
How does the TPS54618RTET achieve 100% duty cycle operation?
The TPS54618RTET achieves near-100% duty cycle by monitoring BOOT-PH voltage and disabling the high-side MOSFET only when it falls below 2.1 V. This allows the low-side MOSFET to conduct continuously during dropout conditions, sustaining regulation down to VIN ≈ VOUT + 0.3 V-critical for low-voltage, high-efficiency applications like 1.05-V FPGA cores.
Can the TPS54618RTET synchronize to an external clock, and what is the lock time?
Yes, the TPS54618RTET synchronizes to external clocks (300–2000 kHz) via its RT/CLK pin using an integrated PLL. The PLL lock-in time is 42 μs at 500 kHz, enabling rapid re-synchronization after clock source changes-essential for deterministic timing in multi-rail telecom and test equipment systems.
What is the purpose of the SS/TR pin on the TPS54618RTET, and how is it configured?
The SS/TR pin on the TPS54618RTET provides slow-start and supply tracking functionality. An external capacitor to ground sets the output voltage ramp time via a 2-μA internal charge current. During power-up, the device regulates to the lower of SS/TR voltage or the 0.799-V reference, enabling controlled sequencing with other rails or minimizing inrush into large output capacitors.
Does the TPS54618RTET include overvoltage protection, and how does it function?
Yes, the TPS54618RTET includes overvoltage protection via its PWRGD comparator. When VOUT exceeds 109% of nominal, the overvoltage comparator activates, forcing the high-side MOSFET off and preventing further switching until VOUT drops below 107%. This masks transients without latching, preserving system uptime during load-dump or light-load overshoot events.
TPS54618RTET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.95V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.799V
- Voltage - Output (Max):
- 4.5V
- Current - Output:
- 6A
- Frequency - Switching:
- 200kHz ~ 2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WQFN (3x3)
TPS54618RTET FAQ
1.How can I place an order for TPS54618RTET through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54618RTET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54618RTET reliable?
The price and inventory of TPS54618RTET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54618RTET is usually 5 days.
3.What payment methods are accepted for TPS54618RTET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54618RTET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54618RTET?
TPS54618RTET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54618RTET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54618RTET?
For technical support, including TPS54618RTET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54618RTET requirements.
6.How does Aetrix verify that TPS54618RTET is sourced from the original manufacturer or authorized distributors?
All TPS54618RTET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54618RTET meets industry standards.
7.What is the process for return or replacement of TPS54618RTET?
All TPS54618RTET units undergo pre-shipment inspection (PSI). If there is an issue with TPS54618RTET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54618RTET part is unused and in its original packaging.
Return procedure for TPS54618RTET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54618RTET Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
