Texas Instruments TPS54620RGYR
- Part No.:
- TPS54620RGYR
- Manufacturer:
- Texas Instruments
- Package:
- 14-VFQFN Exposed Pad
- Datasheet:
-
TPS54620RGYR.pdf
- Description:
- IC REG BUCK ADJ 6A 14VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,946
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54620 from Texas Instruments is a 4.5-V to 17-V input, 6-A synchronous step-down DC/DC converter with integrated 26 mΩ high-side and 19 mΩ low-side MOSFETs, operating at 200 kHz–1.6 MHz switching frequency, featuring 0.8 V ±1% reference voltage and monotonic start-up into prebiased outputs - used in high-density point-of-load regulation for telecom and networking infrastructure.
For engineers reviewing the TPS54620 datasheet, TPS54620 pinout, TPS54620 application, or TPS54620 equivalent, key selection considerations include its split-rail PVIN/VIN architecture (1.6 V–17 V / 4.5 V–17 V), adjustable input UVLO via EN pin, power-good monitoring with ±3% hysteresis, and thermal shutdown at 160°C–175°C.
Technical Context
The TPS54620 implements constant-frequency peak current-mode control with internal slope compensation to prevent subharmonic oscillation across 0–100% duty cycle. Its transconductance error amplifier (1300 μA/V) drives COMP to regulate VSENSE against either the internal 0.8 V reference or SS/TR voltage, enabling tracking and sequencing.
It supports dual power rails: PVIN supplies the power stage (1.6 V–17 V), while VIN powers control circuitry (4.5 V–17 V); BOOT-PH UVLO (2.1 V typical) enables 100% duty-cycle operation when boot capacitor voltage remains above threshold, and bidirectional low-side current limiting (7–10 A sourcing, 2.3 A sinking) prevents reverse-current runaway.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | VIN: 4.5 V–17 V; PVIN: 1.6 V–17 V - enables split-rail designs for improved light-load efficiency and flexible biasing. |
| Output Current | 6 A continuous - supports high-density POL applications without external current-sense resistors. |
| Switching Frequency | 200 kHz–1.6 MHz (RT resistor or external clock sync) - allows optimization of inductor size vs. efficiency trade-offs. |
| Voltage Reference | 0.8 V ±1% over –40°C to 150°C - ensures stable output regulation across industrial temperature range. |
| Quiescent Current | 2 µA shutdown, ~600 µA non-switching - minimizes standby power loss in always-on systems. |
| Thermal Shutdown | 160°C–175°C with 10°C hysteresis - protects against sustained overload or poor PCB thermal design. |
| Power Good Accuracy | ±3% window (91–109% Vref) with open-drain PWRGD - provides reliable system-level power sequencing feedback. |
Pinout & Package
The TPS54620 is housed in a thermally enhanced 3.50 mm × 3.50 mm VQFN-14 package with exposed thermal pad (Pin 15), requiring soldered thermal connection for rated 6-A operation and thermal performance (RθJB = 11.4°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RT/CLK (1) | Frequency configuration input | Selects RT mode (resistor-set fSW) or CLK mode (external sync); thresholds at 0.8 V / 2 V define mode transition. |
| GND (2,3) | Signal and low-side return | Dual ground pins reduce noise coupling between control and power paths; must be connected to common ground plane. |
| PVIN (4,5) | Power-stage input supply | Feeds high/low-side MOSFETs; supports down to 1.6 V, enabling intermediate rail use in multi-output systems. |
| VIN (6) | Control-circuit supply | Independent bias for internal logic; decoupling required near pin to maintain stability during load transients. |
| VSENSE (7) | Error amplifier inverting input | Monitors output via resistor divider; compared to 0.8 V reference or SS/TR voltage for regulation or tracking. |
| COMP (8) | Error amplifier output | Drives current-mode comparator; external RC network here sets loop compensation for stability. |
| SS/TR (9) | Slow-start/tracking control | Capacitor sets soft-start ramp time; voltage override enables precise power sequencing with other rails. |
| EN (10) | Enable with UVLO control | Internal 1.26 V threshold; pullup current allows floating enable or resistor-divider UVLO adjustment. |
| PH (11,12) | Switch node | Connects to inductor; dual pins reduce trace inductance and improve EMI performance at high dI/dt. |
| BOOT (13) | High-side gate drive bootstrap | Requires ceramic cap to PH; BOOT-PH UVLO (2.1 V) disables HS FET if boot voltage drops too low. |
| PWRGD (14) | Open-drain power-good flag | Asserts low on undervoltage (VSENSE < 91% Vref) or overvoltage (VSENSE > 109% Vref); requires external pullup. |
| Exposed Thermal Pad (15) | Thermal and electrical ground | Must be soldered to PCB thermal plane; serves as primary GND path for power-stage return and heat dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated MOSFETs | 26 mΩ HS / 19 mΩ LS RDS(on) at 12 V - eliminates external switches and reduces BOM count while maintaining >90% efficiency at 3.3 V/6 A. |
| Split Power Rail Architecture | Separate VIN (4.5–17 V) and PVIN (1.6–17 V) inputs - enables efficient use of intermediate rails and improves light-load efficiency. |
| Monotonic Prebiased Start-Up | Low-side FET disabled until SS/TR ≥ 1.4 V - prevents output discharge during hot-plug or multi-rail sequencing. |
| Adjustable Input UVLO | Configurable via EN pin resistors - supports custom turn-on thresholds and hysteresis (>500 mV recommended) for robust system power-up. |
| Power-Good Monitoring | Open-drain PWRGD with ±3% Vref window and fault latching - provides deterministic system reset signaling without external comparators. |
Applications
| Telecom Point-of-Load Regulation | Optical Transceiver Power |
|---|---|
Use Scenario: Regulating 3.3 V or 1.2 V rails for FPGA I/O banks and SerDes cores in 5G baseband units. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering up to 6 A with fast transient response and tight output tolerance. Use Value: Integrated MOSFETs and current-mode control achieve <10 µs load-step recovery and <±1% output deviation under 5-A step loads. | Use Scenario: Powering 25G/100G optical modules where space-constrained PCBs require minimal external components. IC Role / Device Role / Timing Role: Compact, high-efficiency DC/DC converter supplying bias to laser drivers and TIAs with low-noise output. Use Value: 3.5 mm × 3.5 mm QFN package with exposed thermal pad enables >2 A/mm² power density and meets strict EMI limits for pluggable optics. |
| Industrial PLC Backplane Supply | Networking Switch ASIC Core Rail |
Use Scenario: Generating isolated 5 V or 3.3 V auxiliary rails for microcontrollers and I/O conditioners in programmable logic controllers. IC Role / Device Role / Timing Role: Robust, wide-input buck converter supporting 24 V DC industrial bus with brownout immunity. Use Value: Adjustable PVIN UVLO and –40°C to 150°C junction rating ensure reliable operation in uncontrolled cabinet environments. | Use Scenario: Delivering 0.85 V @ 40 A (via multiphase configuration) to high-performance switch ASICs in enterprise routers. IC Role / Device Role / Timing Role: Single-phase building block in multi-phase POL architecture, synchronized via RT/CLK pin to minimize input ripple. Use Value: External clock synchronization capability enables phase interleaving across multiple TPS54620s for reduced input capacitance and thermal spreading. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54622RGYR | Same pinout, 100% software-compatible; adds precision enable threshold (1.215 V ±10 mV) and tighter Vref (0.8 V ±0.5%). | Better suited for systems requiring tighter sequencing margins and lower output tolerance, e.g., advanced processor core rails. | Select TPS54622RGYR when ±0.5% reference accuracy and guaranteed monotonicity under all startup conditions are mandatory. |
| MP2451DT-LF-Z | 3.3–36 V input, 0.8–28 V adjustable output, 0.6 A max; smaller 8-pin SOIC, no PVIN/VIN split rail or PWRGD. | Targeted at cost-sensitive, lower-current applications like sensors or IoT peripherals - not a functional replacement for 6-A loads. | Choose MP2451DT-LF-Z only for sub-1-A applications where board space and BOM cost outweigh need for high current or sequencing features. |
Compared with TPS54620, the TPS54622RGYR offers higher reference accuracy and tighter enable threshold for precision sequencing, while the MP2451DT-LF-Z provides wider input range in a smaller package but lacks critical features like power good, split rail, and 6-A capability - making it unsuitable as a drop-in alternative.
Availability
TPS54620 is available at Aetrix Electronics and suitable for high-density distributed power systems, telecom point-of-load regulation, and industrial embedded control applications requiring stable component supply and long-term manufacturability.
Supply support for TPS54620 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and power management ICs with broad industrial, automotive, and communications market reach.
The TPS54620 belongs to TI's SWIFT™ synchronous buck converter product line, designed specifically for high-efficiency, high-current point-of-load regulation in space-constrained infrastructure equipment where thermal performance and reliability are critical.
FAQ
What is the minimum input voltage required for TPS54620 to operate?
The TPS54620 requires VIN ≥ 4.5 V for control circuitry operation, while PVIN can operate as low as 1.6 V when used independently. If VIN and PVIN are tied together, the minimum valid input is 4.5 V. Below this, the internal UVLO disables switching; the TPS54620 enters shutdown with only 2 µA quiescent current.
Can TPS54620 be used in 100% duty-cycle applications?
Yes - the TPS54620 supports 100% duty cycle as long as the BOOT-PH voltage remains above 2.1 V (typical BOOT-PH UVLO threshold). This is achieved by proper boot capacitor sizing and layout; the device monitors BOOT-PH continuously and disables the high-side FET if the threshold is violated, preventing shoot-through or gate-drive failure.
How does the TPS54620 handle prebiased output conditions during startup?
The TPS54620 prevents low-side FET conduction until the SS/TR pin voltage exceeds 1.4 V, ensuring monotonic rise of the output voltage even when the output is precharged. This avoids reverse current flow and potential damage to downstream circuitry - a verified behavior confirmed in the datasheet's "Safe Start-Up into Prebiased Outputs" section.
What is the purpose of the separate PVIN and VIN pins on the TPS54620?
The PVIN pin supplies the power stage (high/low-side MOSFETs), supporting down to 1.6 V, while VIN powers the control circuitry (4.5–17 V). This split-rail architecture allows independent biasing - for example, using a 3.3 V intermediate rail on PVIN while powering control logic from a 12 V main rail on VIN - improving efficiency and flexibility in multi-rail systems.
Does the TPS54620 require an external compensation network?
Yes - the COMP pin connects to an external Type II or Type III compensation network (typically R-C-R-C or R-C) between COMP and GND. The transconductance error amplifier (1300 μA/V) and current-mode architecture demand careful loop compensation to ensure stability across line, load, and temperature; TI provides design calculators and WEBENCH® integration for TPS54620-specific tuning.
TPS54620RGYR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 14-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 17V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 15V
- Current - Output:
- 6A
- Frequency - Switching:
- 200kHz ~ 1.6MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-VQFN (3.5x3.5)
TPS54620RGYR FAQ
1.How can I place an order for TPS54620RGYR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54620RGYR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54620RGYR reliable?
The price and inventory of TPS54620RGYR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54620RGYR is usually 5 days.
3.What payment methods are accepted for TPS54620RGYR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54620RGYR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54620RGYR?
TPS54620RGYR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54620RGYR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54620RGYR?
For technical support, including TPS54620RGYR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54620RGYR requirements.
6.How does Aetrix verify that TPS54620RGYR is sourced from the original manufacturer or authorized distributors?
All TPS54620RGYR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54620RGYR meets industry standards.
7.What is the process for return or replacement of TPS54620RGYR?
All TPS54620RGYR units undergo pre-shipment inspection (PSI). If there is an issue with TPS54620RGYR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54620RGYR part is unused and in its original packaging.
Return procedure for TPS54620RGYR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54620RGYR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

