Texas Instruments TPS54623RHLT
- Part No.:
- TPS54623RHLT
- Manufacturer:
- Texas Instruments
- Package:
- 14-VFQFN Exposed Pad
- Datasheet:
-
TPS54623RHLT.pdf
- Description:
- IC REG BUCK ADJ 6A 14VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:427
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54623RHLT from Texas Instruments is a 4.5-V to 17-V input, 6-A synchronous step-down DC/DC converter in thermally enhanced VQFN-14 package, integrating 26 mΩ high-side and 19 mΩ low-side MOSFETs, featuring 200 kHz–1.6 MHz adjustable switching frequency, 0.6 V ±1% reference, and hiccup-mode overcurrent protection. It delivers high-density point-of-load regulation for telecom and networking infrastructure.
For engineers reviewing the TPS54623RHLT datasheet, TPS54623RHLT pinout, TPS54623RHLT application, or TPS54623RHLT equivalent, key selection considerations include light-load pulse-skipping efficiency, monotonic start-up into pre-biased outputs, split-rail PVIN/VIN operation (1.6 V–17 V), power-good monitoring with ±2% OV/UVP thresholds, and thermal hiccup shutdown at 160°C–175°C.
Technical Context
The TPS54623RHLT implements constant-frequency peak-current-mode control with integrated slope compensation to prevent subharmonic oscillation across 0–100% duty cycle. Its dual-input architecture separates control logic supply (VIN: 4.5–17 V) from power switch rail (PVIN: 1.6–17 V), enabling low-voltage biasing in distributed systems.
Protection includes cycle-by-cycle high-side current limiting (8–14 A), bidirectional low-side sourcing/sinking limits (6.5–15 A / 200–600 mA), BOOT-PH UVLO (2.1–3 V), and thermal shutdown with 10°C hysteresis and 16384-cycle hiccup restart. The SS/TR pin enables programmable soft-start and voltage tracking via external capacitor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | VIN: 4.5–17 V; PVIN: 1.6–17 V - supports split-rail operation for low-voltage biasing and wide-input industrial applications |
| Output Current | 6 A continuous - sufficient for FPGA core rails and ASIC point-of-load supplies without external heatsinking |
| Switching Frequency | 200 kHz–1.6 MHz - adjustable via RT resistor or external clock sync; enables compact magnetics and EMI optimization |
| Voltage Reference | 0.6 V ±1% over –40°C to 150°C - ensures stable output regulation across automotive and industrial temperature ranges |
| MOSFET RDS(on) | HS: 26 mΩ typ @ 6 V BOOT-PH; LS: 19 mΩ typ @ 12 V - minimizes conduction loss at 6-A load, improving full-load efficiency |
| Quiescent Current | 2 µA shutdown; 250–500 µA non-switching - extends battery life in always-on subsystems and enables low-power standby modes |
| Thermal Protection | Junction shutdown at 160–175°C with 10°C hysteresis and 16384-cycle hiccup restart - prevents thermal runaway during overload or airflow loss |
Pinout & Package
TPS54623RHLT uses a 3.5 mm × 3.5 mm thermally enhanced VQFN-14 package with exposed thermal pad (Pin 15) requiring solder connection to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BOOT (13) | Bootstrap gate drive supply | Connects external capacitor between BOOT and PH to generate high-side MOSFET gate voltage; monitored by BOOT-PH UVLO |
| PH (11,12) | Power switch node | High-current connection to inductor; dual pins reduce resistance and improve thermal dissipation at 6-A switching current |
| PVIN (4,5) | Power MOSFET supply rail | Independent input for power stage; supports down to 1.6 V, enabling use with intermediate bus architectures |
| VIN (6) | Control circuit supply | Supplies internal bias and logic; must be ≥4.5 V; decoupling required for stable PWM controller operation |
| VSENSE (7) | Feedback sense input | Inverting input of error amplifier; monitors output via resistor divider; threshold set by 0.6 V reference |
| COMP (8) | Error amplifier output | Connects frequency compensation network (RC); transconductance = 1300 µA/V enables stable loop response |
| EN (10) | Enable with UVLO control | Internal 1.21–1.26 V rising threshold; pullup current allows floating enable or resistor-divider UVLO programming |
| SS/TR (9) | Soft-start and tracking | Controls output ramp rate via external capacitor; overrides reference during startup; enables sequencing with other rails |
| RT/CLK (1) | Frequency setting/sync input | Dual-function pin: resistor-to-ground sets frequency (200 kHz–1.6 MHz); external clock synchronizes switching edge |
| PWRGD (14) | Open-drain power-good flag | Asserts low if VSENSE <92% or >106% of Vref; used for system power sequencing and fault detection |
| GND (2,3) | Signal and power return | Dual ground pins reduce noise coupling between control and power paths; must connect to low-impedance ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Integrated MOSFETs | 26 mΩ HS / 19 mΩ LS - eliminates external FETs and drivers, reducing BOM count and layout area by ~30% vs discrete solutions |
| Light-load efficiency | Pulse-skipping mode below ~1 A - maintains >85% efficiency at 10 mA load, critical for always-on communication subsystems |
| Monotonic pre-biased start-up | Low-side MOSFET disabled until SS/TR >1.4 V - prevents output discharge during hot-insertion or multi-rail sequencing |
| Split power rail support | VIN (4.5–17 V) + PVIN (1.6–17 V) - enables use with 1.8 V or 3.3 V intermediate buses while maintaining full 6-A capability |
| Hiccup overcurrent protection | 512-cycle wait + 16384-cycle hiccup restart - limits average fault power during sustained short-circuit, preventing thermal damage |
Applications
| Telecom Point-of-Load | Networking ASIC Core Supply |
|---|---|
Use Scenario: Powering 12 nm FPGA core rails in 5G baseband units requiring tight voltage tolerance and fast transient response. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering 0.85 V @ 6 A with ±1% accuracy and <10 µs load-step recovery. Use Value: Integrated MOSFETs and current-mode control achieve <5% output deviation under 4-A step load, eliminating need for external compensation. |
Use Scenario: Supplying multi-core packet processors in enterprise switches where space-constrained 4-layer PCBs limit component height. IC Role / Device Role / Timing Role: Compact 3.5×3.5 mm VQFN step-down converter replacing discrete controller+MOSFET solution to meet 8 mm² footprint constraint. Use Value: 1.6 MHz max switching frequency allows 1.0 µH inductor, reducing solution size by 40% versus 500 kHz alternatives. |
| Optical Transceiver Bias | Industrial PLC I/O Module |
Use Scenario: Generating stable 3.3 V bias for SFP+ laser drivers in fiber access equipment operating at –40°C to +85°C ambient. IC Role / Device Role / Timing Role: High-reliability DC/DC with 0.6 V reference stability over temperature and hiccup protection against ESD-induced latch-up. Use Value: ±1% reference tolerance and 150°C max junction rating ensure consistent optical output power across full industrial temperature range. |
Use Scenario: Providing isolated 5 V auxiliary rail for analog sensor front-ends in factory automation controllers with strict EMC requirements. IC Role / Device Role / Timing Role: EMI-optimized buck converter using spread-spectrum-capable RT/CLK pin and fixed-frequency operation to pass CISPR-22 Class B. Use Value: Adjustable 200–1600 kHz frequency avoids sensitive 2.4 GHz ISM band and simplifies filter design for conducted emissions compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54622RHLT | Identical pinout and package; lacks hiccup overcurrent protection - uses latched shutdown instead | Suitable for non-safety-critical loads where immediate fault shutdown is preferred over automatic recovery | Select TPS54622RHLT only when hiccup behavior is undesirable and system-level fault handling is implemented externally |
| MP2315DJ-LF-Z | 6 A rating, 4.5–28 V input, but no split-rail PVIN/VIN; 30 mΩ/50 mΩ MOSFETs; no SS/TR tracking capability | Better suited for single-rail industrial inputs up to 28 V, but cannot support 1.6 V PVIN intermediate bus architectures | Choose MP2315DJ-LF-Z for cost-sensitive designs with wider input range but no requirement for rail sequencing or ultra-low PVIN operation |
Compared with TPS54623RHLT, the TPS54622RHLT offers identical layout compatibility but removes hiccup recovery-requiring external reset logic-while the MP2315DJ-LF-Z trades PVIN flexibility and tracking for higher input voltage range and lower unit cost, at the expense of light-load efficiency and precision sequencing.
Availability
TPS54623RHLT is available at Aetrix Electronics and suitable for high-density distributed power systems, high-performance point-of-load regulation, and broadband communications infrastructure requiring stable component supply and long-term manufacturability.
Supply support for TPS54623RHLT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and manufacturing.
The TPS54623RHLT belongs to TI's SWIFT™ synchronous buck converter family, engineered for high-efficiency, high-current point-of-load applications in telecom, networking, and optical infrastructure where thermal performance and reliability are critical.
FAQ
What is the minimum input voltage supported by TPS54623RHLT on the PVIN pin?
The TPS54623RHLT supports PVIN down to 1.6 V, enabling use with intermediate bus voltages such as 1.8 V or 3.3 V in distributed power architectures. This split-rail capability allows the control circuitry (powered by VIN) to remain active while the power stage operates at lower input levels, improving system efficiency in multi-rail designs. The 1.6 V minimum is specified across –40°C to 150°C junction temperature.
Does TPS54623RHLT support synchronization to an external clock signal?
Yes, the TPS54623RHLT supports external clock synchronization via the RT/CLK pin. When driven with a TTL/CMOS-compatible clock signal, the device's internal PLL locks to the falling edge of the external clock, enabling precise timing alignment across multiple converters in noise-sensitive applications like RF front-ends or high-speed data converters. Frequency range is 200 kHz–1.6 MHz.
How does the hiccup overcurrent protection work in TPS54623RHLT?
The TPS54623RHLT triggers hiccup protection after 512 consecutive overcurrent cycles, then disables switching for 16384 cycles before attempting automatic restart. This limits average fault power and prevents thermal runaway during sustained shorts. Unlike latched shutdown, hiccup mode enables autonomous recovery once the fault clears, reducing system downtime in field-deployed telecom equipment where manual reset is impractical.
Can TPS54623RHLT start up safely into a pre-biased output?
Yes, the TPS54623RHLT guarantees monotonic start-up into pre-biased outputs by disabling the low-side MOSFET until the SS/TR pin voltage exceeds 1.4 V. This prevents reverse current flow from the output capacitor into the converter during hot-plug events or multi-rail sequencing, protecting downstream components and ensuring predictable power-up behavior in complex systems like optical line cards.
What is the purpose of the dual PH pins (11 and 12) on TPS54623RHLT?
The TPS54623RHLT features two PH pins (11 and 12) to reduce parasitic inductance and resistance in the high-current switch node path. Each pin carries half the 6-A peak switching current, lowering total conduction loss and thermal stress at the package interface. This dual-pin configuration improves efficiency by ~0.5% at full load and enhances thermal performance in compact layouts where copper area is constrained.
TPS54623RHLT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 14-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 17V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 15V
- Current - Output:
- 6A
- Frequency - Switching:
- 200kHz ~ 1.6MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-VQFN (3.5x3.5)
TPS54623RHLT FAQ
1.How can I place an order for TPS54623RHLT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54623RHLT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54623RHLT reliable?
The price and inventory of TPS54623RHLT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54623RHLT is usually 5 days.
3.What payment methods are accepted for TPS54623RHLT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54623RHLT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54623RHLT?
TPS54623RHLT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54623RHLT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54623RHLT?
For technical support, including TPS54623RHLT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54623RHLT requirements.
6.How does Aetrix verify that TPS54623RHLT is sourced from the original manufacturer or authorized distributors?
All TPS54623RHLT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54623RHLT meets industry standards.
7.What is the process for return or replacement of TPS54623RHLT?
All TPS54623RHLT units undergo pre-shipment inspection (PSI). If there is an issue with TPS54623RHLT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54623RHLT part is unused and in its original packaging.
Return procedure for TPS54623RHLT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54623RHLT Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

