My Inquiry
My Account
Texas Instruments TPS54673PWPRG4
- Part No.:
- TPS54673PWPRG4
- Manufacturer:
- Texas Instruments
- Package:
- 28-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54673PWPRG4.pdf
- Description:
- IC REG BUCK ADJ 6A 28HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,660
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54673PWPRG4 from Texas Instruments is a synchronous buck PWM converter IC designed for point-of-load regulation in high-performance digital systems. It delivers up to 6 A continuous output current with 0.9 V–3.3 V adjustable output voltage (±1.0% accuracy), integrated 30-mΩ high- and low-side MOSFETs, and selectable switching frequency from 280 kHz to 700 kHz. It operates from 3 V–6 V input and features disabled current sinking during startup for precharged outputs.
For engineers reviewing the TPS54673PWPRG4 datasheet, TPS54673PWPRG4 pinout, TPS54673PWPRG4 application, or TPS54673PWPRG4 equivalent, key selection criteria include its thermally enhanced 28-pin HTSSOP PowerPAD™ package, internal slow-start (3.35 ms typical), power-good signaling, UVLO (2.95 V start), and support for external synchronization up to 700 kHz - all critical for FPGA, DSP, and microprocessor core supply designs.
Technical Context
The TPS54673PWPRG4 implements a voltage-mode synchronous buck architecture with an integrated high-performance error amplifier (110 dB open-loop gain, 5 MHz unity-gain bandwidth) and adaptive dead-time control. Its PWM comparator features 85 ns propagation delay and 100 ns leading-edge blanking to suppress noise-induced false triggering.
It integrates dual MOSFET switches (30 mΩ typ. at VI = 6 V), a 2.8 V internal bias regulator (VBIAS), and a precision 0.891 V reference trimmed for ±1.0% output accuracy. The device supports both fixed-frequency operation (350/550 kHz) and externally adjustable frequency via RT resistor (280–700 kHz), with synchronization capability up to 700 kHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.0 V to 6.0 V - supports standard 3.3 V and 5 V intermediate bus rails without external LDO |
| Output Voltage Range | 0.9 V to 3.3 V adjustable - covers core voltages for modern FPGAs, DSPs, and microprocessors |
| Continuous Output Current | 6 A - sufficient for high-current point-of-load applications without external current sharing |
| Switching Frequency | 280–700 kHz (adjustable) or fixed 350/550 kHz - enables optimization of size vs. efficiency and EMI performance |
| Output Voltage Accuracy | ±1.0% over line, load, and temperature - ensures stable core supply within processor tolerance bands |
| Thermal Shutdown Threshold | 150°C typical - protects against sustained overload or poor PCB thermal design |
| Quiescent Current | 15.8 mA typical at 350 kHz - balances light-load efficiency and fast transient response |
Pinout & Package
The TPS54673PWPRG4 is housed in a thermally enhanced 28-pin HTSSOP (PWP) PowerPAD™ package measuring 6.4 mm × 9.7 mm, with an exposed thermal pad soldered to AGND for efficient heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (Pin 1) | Analog ground reference | Return path for compensation network, VSENSE divider, SS/ENA capacitor, and SYNC - must be isolated from PGND to prevent noise coupling |
| VSENSE (Pin 2) | Error amplifier inverting input | Connects to output voltage divider - senses regulated output with 0.891 V reference for ±1.0% accuracy |
| COMP (Pin 3) | Error amplifier output | Drives external Type III compensation network - enables >80 kHz closed-loop bandwidth for fast transient response |
| PWRGD (Pin 4) | Open-drain power-good signal | Asserts high when VSENSE ≥ 90% Vref - used for processor reset, supply sequencing, or fault indication |
| BOOT (Pin 5) | Bootstrap driver supply | Connects via 0.022–0.1 µF ceramic capacitor to PH - generates floating gate drive for high-side MOSFET |
| PH (Pins 6–14) | Phase node | High-current switching node connecting internal MOSFETs to output inductor - requires minimized trace area to reduce EMI |
| RT (Pin 28) | Oscillator frequency setting | Resistor-to-AGND sets frequency from 280–700 kHz - enables precise EMI tuning and layout optimization |
| SS/ENA (Pin 26) | Enable/slow-start control | Logic-enable threshold at 1.2 V; external capacitor extends soft-start time - prevents inrush current on precharged rails |
| VIN (Pins 20–24) | Main power input | Accepts 3–6 V input; multiple pins reduce IR drop and improve thermal spreading - bypassed with 10 µF ceramic near package |
| PGND (Pins 15–19) | Power ground return | High-current return for low-side MOSFET and input/output capacitors - must connect to large copper pour separate from AGND |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 30-mΩ MOSFETs | Enables high-efficiency 6 A operation without external power stages - reduces BOM count and board area |
| Disabled sinking during startup | Prevents output voltage droop when powering precharged rails - essential for hot-swap and multi-rail sequencing |
| Internal 2.8 V VBIAS regulator | Stabilizes internal analog circuitry across temperature and input variation - eliminates need for external bias supply |
| UVLO with 2.95 V start / 2.80 V stop | Ensures clean startup only after input rail stabilizes - prevents erratic behavior during brown-out conditions |
| PowerPAD™ thermal package | Reduces junction-to-ambient thermal resistance to 18.2 °C/W (with solder) - sustains full 6 A load at 85°C ambient |
Applications
| FPGA Core Supply | DSP Point-of-Load Regulation |
|---|---|
Use Scenario: Powers Xilinx or Intel FPGA core logic requiring tightly regulated 0.9–1.2 V at up to 6 A with fast transient response. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering dynamically varying core voltage under logic activity changes. Use Value: Integrated MOSFETs and 110 dB error amplifier enable <1% output deviation during 4 A/µs load steps - maintains FPGA timing margins. | Use Scenario: Supplies TI C6000 or Analog Devices SHARC DSPs with 1.2–1.8 V core voltage in broadband infrastructure equipment. IC Role / Device Role / Timing Role: High-density DC/DC converter placed adjacent to DSP package to minimize IR drop and inductance. Use Value: 280–700 kHz adjustable frequency allows EMI compliance in dense RF-sensitive layouts without filter size penalty. |
| Optical Transceiver Bias | PowerPC Processor Supply |
Use Scenario: Provides stable 2.5 V bias for SFP+ or QSFP optical module laser drivers and TIAs in telecom line cards. IC Role / Device Role / Timing Role: Secondary regulated supply derived from intermediate 3.3 V rail - must reject ripple from high-speed data lanes. Use Value: Low 0.03%/A load regulation and 85 ns PWM comparator ensure <10 mV output ripple under burst-mode traffic loads. | Use Scenario: Delivers 1.3–1.8 V core voltage to Freescale/NXP PowerPC e6500 processors in industrial control and networking routers. IC Role / Device Role / Timing Role: Main CPU core regulator with power-good signaling for safe boot and thermal fault management. Use Value: PWRGD output synchronized to VSENSE threshold enables reliable processor reset and avoids lockup during cold start. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54672PWPR | Same PWP package and pinout; fixed 1.2 V output (non-adjustable); no RT/SYNC pins | Designed for active termination supplies - lacks programmable frequency and voltage adjustability | Select TPS54672PWPR only if fixed 1.2 V output and simplified layout are prioritized over flexibility |
| TPS54616PWPR | Same family, 3.3 V fixed output; identical pinout and thermal performance; shares COMP/VSENSE/PGOOD architecture | Targeted for I/O supply rails - not suitable for core voltage scaling due to fixed output | Choose TPS54616PWPR when powering 3.3 V peripherals where adjustable output is unnecessary |
Compared with TPS54673PWPRG4, TPS54672PWPR offers lower system cost for dedicated 1.2 V termination but sacrifices voltage/frequency configurability, while TPS54616PWPR provides plug-compatible 3.3 V I/O regulation without redesign - neither supports the full 0.9–3.3 V core voltage range or 280–700 kHz tuning of the TPS54673PWPRG4.
Availability
TPS54673PWPRG4 is available at Aetrix Electronics and suitable for FPGA core supplies, DSP point-of-load regulation, and optical transceiver biasing requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for TPS54673PWPRG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management ICs.
The TPS54673PWPRG4 belongs to TI's SWIFT™ family of high-current synchronous buck converters, engineered specifically for high-density, low-voltage point-of-load applications in communications, computing, and industrial systems.
FAQ
What is the maximum continuous output current supported by the TPS54673PWPRG4?
The TPS54673PWPRG4 supports up to 6 A of continuous output current under recommended operating conditions (TJ ≤ 125°C, VI = 3–6 V). This rating assumes proper PCB thermal design with the PowerPAD™ soldered to AGND and adequate copper area. Peak current capability reaches 12 A before current-limit activation, but sustained operation above 6 A requires derating based on ambient temperature and airflow.
Does the TPS54673PWPRG4 support external frequency synchronization?
Yes, the TPS54673PWPRG4 supports external synchronization up to 700 kHz via the SYNC pin. When an external clock signal is applied, the internal oscillator locks to it - provided the SYNC signal meets TTL/CMOS logic thresholds (low ≤ 0.8 V, high ≥ 2.5 V) and pulse width exceeds 50 ns. The RT pin must be configured with a resistor set to a frequency at or slightly below the external source to ensure stable locking.
How does the disabled current sinking during startup (DSDS) feature work in the TPS54673PWPRG4?
The DSDS feature in the TPS54673PWPRG4 disables the low-side MOSFET during initial power-up to prevent discharge of precharged output capacitors. This ensures output voltage remains stable when the input rail rises into regulation. Once the high-side MOSFET reaches maximum duty cycle and the internal reference ramps fully, the low-side switch engages - enabling normal buck operation. This behavior is intrinsic to the TPS54673PWPRG4 and requires no external configuration.
What is the purpose of the VBIAS pin on the TPS54673PWPRG4, and how should it be decoupled?
On the TPS54673PWPRG4, the VBIAS pin delivers a regulated 2.8 V supply for internal analog and digital blocks. It must be bypassed with a 0.1–1.0 µF X5R or X7R ceramic capacitor connected directly to AGND, placed as close as possible to the pin. External loading is permitted but must not pull VBIAS below 2.70 V or inject switching noise - doing so may degrade regulation accuracy or cause instability in the TPS54673PWPRG4.
Can the TPS54673PWPRG4 operate with an input voltage below 3 V?
No, the TPS54673PWPRG4 cannot operate reliably below 3 V input. Its under-voltage lockout (UVLO) circuit disables the device until VIN reaches 2.95 V (typical), and the recommended minimum input voltage is 3.0 V per datasheet specifications. Operation below this threshold risks incomplete gate drive, unstable regulation, or thermal shutdown - the TPS54673PWPRG4 is not rated for sub-3 V operation even at reduced load.
TPS54673PWPRG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 28-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.891V
- Voltage - Output (Max):
- 4.5V
- Current - Output:
- 6A
- Frequency - Switching:
- 350kHz, 550kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-HTSSOP
TPS54673PWPRG4 FAQ
1.How can I place an order for TPS54673PWPRG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54673PWPRG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54673PWPRG4 reliable?
The price and inventory of TPS54673PWPRG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54673PWPRG4 is usually 5 days.
3.What payment methods are accepted for TPS54673PWPRG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54673PWPRG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54673PWPRG4?
TPS54673PWPRG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54673PWPRG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54673PWPRG4?
For technical support, including TPS54673PWPRG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54673PWPRG4 requirements.
6.How does Aetrix verify that TPS54673PWPRG4 is sourced from the original manufacturer or authorized distributors?
All TPS54673PWPRG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54673PWPRG4 meets industry standards.
7.What is the process for return or replacement of TPS54673PWPRG4?
All TPS54673PWPRG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS54673PWPRG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54673PWPRG4 part is unused and in its original packaging.
Return procedure for TPS54673PWPRG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54673PWPRG4 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
