Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Texas Instruments TPS546A24SRVFR

Name: TPS546A24SRVFR
Brand: Texas Instruments
SKU: TPS546A24SRVFR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS546A24SRVFR

Manufacturer:: Texas Instruments

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 40-PowerLFQFN

Datasheet:: TPS546A24SRVFR.pdf

Description:: IC REG BUCK PROG 10A 40LQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,490

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS546A24SRVFR from Texas Instruments is a 10-A, 2.95-V to 18-V synchronous step-down DC/DC converter with PMBus® interface, extended write protection, and stackable architecture supporting up to 40 A via 2×–4× parallel operation. It integrates 5.5-mΩ high-side and 1.8-mΩ low-side MOSFETs, delivers ±0.8% output voltage accuracy over –40°C to +150°C, and supports differential remote sensing for <1% VOUT error in data center server and FPGA core power applications.

For engineers reviewing the TPS546A24SRVFR datasheet, TPS546A24SRVFR pinout, TPS546A24SRVFR application, or TPS546A24SRVFR equivalent, key selection criteria include its 7-mm × 5-mm 40-pin QFN (RVF) package, 225 kHz–1.5 MHz selectable switching frequency, PMBus telemetry for VOUT/IOUT/die temperature, AVS/margining capability, and support for prebiased startup-critical for high-reliability, digitally controlled point-of-load systems.

Technical Context

The TPS546A24SRVFR implements fixed-frequency average current-mode control with input feedforward and programmable internal compensation (four transconductance, resistor, and capacitor settings), enabling stable regulation across wide output capacitance ranges without external loop components. Its proprietary back-channel communication (BCX_CLK/BCX_DAT) allows stacked devices to share a single PMBus address while maintaining independent configuration of soft-start, OCL, and frequency.

Security is enhanced via manufacturer-specific PMBus commands, Extended Write Protect, and Passkey authentication-restricting write access beyond standard PMBus Write Protect. The device supports split-rail operation (PVIN and AVIN independently rated 2.95–18 V), with dedicated 5-V (VDD5) and 1.5-V (BP1V5) internal LDOs powering driver and digital circuitry respectively, and optional external 5-V injection into VDD5 to reduce power loss.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.95 V to 18 V on both PVIN and AVIN rails-enables flexible supply partitioning and noise isolation in multi-rail systems.
Output Current	10 A continuous per device; scalable to 40 A via 2×–4× stacking with automatic current sharing-eliminates need for external current-sharing resistors.
Output Voltage Range	0.25 V to 5.5 V programmable via PMBus VOUT_COMMAND or 0.5 V to 5.5 V via pin-strap-supports ASIC/FPGA core and I/O rail requirements.
Switching Frequency	12 selectable options from 225 kHz to 1.5 MHz (8 pin-strapped, 4 PMBus-configurable)-balances efficiency, size, and EMI in dense PCB layouts.
Output Accuracy	±0.8% over –40°C to +150°C junction temperature with differential remote sensing-ensures tight regulation at load point under thermal stress.
Thermal Performance	RθJA = 25.3°C/W (JEDEC), RθJB = 8.5°C/W-enables high-power delivery in compact 7 mm × 5 mm footprint with minimal heatsinking.
PMBus Interface	1-MHz clock support, full telemetry (VOUT, IOUT, die temp), AVS/margining, and extended write protection with Passkey-provides secure, real-time system-level power management.

Pinout & Package

TPS546A24SRVFR is housed in a 7.00 mm × 5.00 mm, 40-pin LQFN-CLIP (RVF) package with exposed thermal pad connected internally to PGND. The package supports high-current routing via multiple SW, PVIN, PGND, and AGND pins, and integrates dedicated pins for PMBus, back-channel sync, and remote sensing.

Pin/Terminal	Circuit Role	Design Meaning
PGD/RST_B	Open-drain power-good or RESET# output	Configurable via PMBus MFR_SPECIFIC_29 register; default is power-good indicator with internal pullup-signals rail stability or initiates system reset.
PMB_DATA / PMB_CLK	PMBus bidirectional data and clock	Supports 1-MHz operation; enables full configuration, telemetry readback, and fault logging without external microcontroller intervention.
VOSNS / GOSNS/FLWR	Differential remote sense inputs	VOSNS connects to load VOUT+, GOSNS to load ground; when tied to BP1V5, signals loop follower mode in stacked configurations.
VSHARE	Multi-phase voltage sharing signal	Enables precise current balancing across stacked converters; must float in single-device operation-no external components required.
BCX_CLK / BCX_DAT	Back-channel sync clock and data	Permits all stacked devices on one rail to share a single PMBus address while retaining individual parameter control-reduces firmware complexity.
VDD5 / BP1V5	5-V and 1.5-V internal LDO outputs	VDD5 powers gate drivers (bypassed with ≥4.7 µF); BP1V5 powers digital logic (bypassed with ≥1 µF); external 5-V injection into VDD5 improves efficiency.

Key Features

Feature	Design Value
Extended Write Protection + Passkey	Restricts PMBus write access beyond standard Write Protect using TI-specific commands-prevents unauthorized firmware or configuration changes in deployed systems.
Stackable Architecture (2×–4×)	Automatic current sharing and single-address back-channel communication enable seamless 20 A, 30 A, or 40 A solutions without layout redesign or additional ICs.
Differential Remote Sensing	Internal FB divider and matched input impedance (85–165 kΩ) deliver <1% VOUT error from –40°C to +150°C-maintains precision at point-of-load despite PCB IR drop.
Selectable Internal Compensation	Four programmable EA/BUF transconductance (25–200 µS), resistor (5–315 kΩ), and capacitor (0.3125–193.75 pF) settings-eliminates external compensation network for most output capacitors.
Split-Rail Input Support	Independent PVIN (power stage) and AVIN (controller) supplies allow noise-sensitive analog circuitry to be powered from clean, filtered sources-improves PSRR and stability.

Applications

Data Center Switches	FPGA Core Power
Use Scenario: High-density 1U/2U rack servers requiring dynamic voltage scaling and telemetry for CPU/GPU voltage rails. IC Role / Device Role / Timing Role: Primary point-of-load regulator delivering 0.8 V @ 10 A to processor cores with PMBus-controlled AVS and margining. Use Value: Enables real-time adaptive voltage scaling based on workload, reducing power consumption by up to 15% versus fixed-voltage solutions while maintaining ±0.8% regulation.	Use Scenario: Multi-rail power delivery to Xilinx Versal or Intel Agilex FPGAs with separate core (0.75–0.85 V), auxiliary (1.2 V), and I/O (1.8–3.3 V) supplies. IC Role / Device Role / Timing Role: Core rail regulator with differential remote sensing and programmable soft-start to prevent inrush during partial reconfiguration. Use Value: Achieves <1% output error at FPGA die despite 50 mΩ PCB trace resistance, ensuring reliable bitstream loading and timing closure.
Active Antenna Systems	Medical Imaging Power
Use Scenario: Remote radio units (RRUs) in 5G massive MIMO base stations requiring ultra-low-noise, thermally robust 5 V and 12 V bias supplies. IC Role / Device Role / Timing Role: High-efficiency buck converter supplying RF transceiver bias with SYNC-in/out for EMI reduction across multiple channels. Use Value: 225 kHz–1.5 MHz frequency selection allows spreading switching noise away from critical RF bands; thermal shutdown at 150°C ensures reliability in sealed enclosures.	Use Scenario: CT/MRI scanner subsystems needing tightly regulated, fault-tolerant 3.3 V and 5 V supplies for ADCs, FPGAs, and motor controllers. IC Role / Device Role / Timing Role: Safety-critical PoL regulator with overvoltage/undervoltage fault latching and die temperature telemetry for predictive maintenance. Use Value: Programmable OV/UV fault thresholds (105–119% / 60–95%) and 125°C overtemperature warning enable fail-safe shutdown before component damage occurs.

Data Center Switches

FPGA Core Power

Use Scenario: High-density 1U/2U rack servers requiring dynamic voltage scaling and telemetry for CPU/GPU voltage rails.

IC Role / Device Role / Timing Role: Primary point-of-load regulator delivering 0.8 V @ 10 A to processor cores with PMBus-controlled AVS and margining.

Use Value: Enables real-time adaptive voltage scaling based on workload, reducing power consumption by up to 15% versus fixed-voltage solutions while maintaining ±0.8% regulation.

Use Scenario: Multi-rail power delivery to Xilinx Versal or Intel Agilex FPGAs with separate core (0.75–0.85 V), auxiliary (1.2 V), and I/O (1.8–3.3 V) supplies.

IC Role / Device Role / Timing Role: Core rail regulator with differential remote sensing and programmable soft-start to prevent inrush during partial reconfiguration.

Use Value: Achieves <1% output error at FPGA die despite 50 mΩ PCB trace resistance, ensuring reliable bitstream loading and timing closure.

Active Antenna Systems

Medical Imaging Power

Use Scenario: Remote radio units (RRUs) in 5G massive MIMO base stations requiring ultra-low-noise, thermally robust 5 V and 12 V bias supplies.

IC Role / Device Role / Timing Role: High-efficiency buck converter supplying RF transceiver bias with SYNC-in/out for EMI reduction across multiple channels.

Use Value: 225 kHz–1.5 MHz frequency selection allows spreading switching noise away from critical RF bands; thermal shutdown at 150°C ensures reliability in sealed enclosures.

Use Scenario: CT/MRI scanner subsystems needing tightly regulated, fault-tolerant 3.3 V and 5 V supplies for ADCs, FPGAs, and motor controllers.

IC Role / Device Role / Timing Role: Safety-critical PoL regulator with overvoltage/undervoltage fault latching and die temperature telemetry for predictive maintenance.

Use Value: Programmable OV/UV fault thresholds (105–119% / 60–95%) and 125°C overtemperature warning enable fail-safe shutdown before component damage occurs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS546A24ARVFR	Lacks Extended Write Protect, Passkey, and manufacturer-specific PMBus commands; identical pinout, electrical specs, and stackability.	Suitable for non-security-critical industrial or test equipment where full PMBus write lockdown is unnecessary.	Select TPS546A24ARVFR if security features are not required and cost optimization is prioritized.
ISL8260MIRZ	60 A max per device (non-stackable), 4.5–26 V input, no PMBus-uses analog current sharing and external compensation.	Better suited for high-current, single-device applications like motor drives where digital control is secondary to raw power density.	Choose ISL8260MIRZ only when >10 A per rail is needed without stacking complexity and PMBus telemetry is not required.

Compared with TPS546A24ARVFR, the TPS546A24SRVFR adds hardware-enforced write protection for secure firmware updates in cloud infrastructure; versus ISL8260MIRZ, it trades maximum single-device current for superior digital configurability, thermal telemetry, and multi-rail coordination in space-constrained systems.

Availability

TPS546A24SRVFR is available at Aetrix Electronics and suitable for data center power delivery, FPGA core regulation, 5G active antenna systems, and medical imaging subsystems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for TPS546A24SRVFR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-performance DC/DC conversion.

The TPS546A24SRVFR belongs to TI's SWIFT™ synchronous buck converter family, designed specifically for high-current, digitally controlled point-of-load applications in cloud computing, telecom infrastructure, and advanced medical equipment where security, precision, and thermal resilience are mandatory.

FAQ

What is the maximum output current achievable with a single TPS546A24SRVFR device?

A single TPS546A24SRVFR delivers up to 10 A continuous output current under recommended operating conditions (TJ ≤ 150°C, proper PCB thermal design). Its integrated 5.5-mΩ high-side and 1.8-mΩ low-side MOSFETs, combined with the 7-mm × 5-mm QFN package and low RθJB (8.5°C/W), enable this high current density without external power stages. The TPS546A24SRVFR datasheet specifies 10 A as the rated continuous output under thermal and electrical limits.

Does the TPS546A24SRVFR support prebiased output startup?

Yes, the TPS546A24SRVFR supports prebiased output startup, allowing the output capacitor to retain voltage during power cycling. This feature prevents reverse current flow into the output during turn-on, protecting downstream circuitry and enabling graceful restart in systems with hold-up capacitors or backup supplies. The TPS546A24SRVFR implements this behavior natively without requiring external components or configuration.

How does the Extended Write Protection feature work on the TPS546A24SRVFR?

The TPS546A24SRVFR implements Extended Write Protection using TI-manufacturer-specific PMBus commands and a Passkey authentication mechanism. Unlike standard PMBus Write Protect, this feature restricts write access to critical registers-including VOUT_COMMAND, frequency, and fault thresholds-with finer-grained control and cryptographic verification. The TPS546A24SRVFR requires successful Passkey exchange before permitting writes, preventing malicious or accidental reconfiguration in deployed systems.

Can multiple TPS546A24SRVFR devices be synchronized to the same switching frequency?

Yes, the TPS546A24SRVFR supports frequency synchronization via its SYNC pin, configurable as either SYNC IN or SYNC OUT using the ADRSEL pin or PMBus MFR_SPECIFIC_20 command. When configured as SYNC IN, it locks to an external clock; as SYNC OUT, it drives other devices. Phase interleaving error is ≤9° below 1.1 MHz, enabling low-ripple, high-frequency operation across stacked TPS546A24SRVFR units without external timing ICs.

What is the purpose of the VDD5 and BP1V5 pins on the TPS546A24SRVFR?

The VDD5 pin outputs a regulated 4.5–4.9 V supply (at 25 mA) for the gate driver stage and must be bypassed with ≥4.7 µF to PGND; BP1V5 provides a 1.42–1.58 V supply (at 5 mA) for digital logic and requires ≥1 µF bypassing to DRTN. Both LDOs are internally generated and isolated-VDD5 can be overdriven with an external 5-V source to improve efficiency and reduce thermal load, a capability confirmed in the TPS546A24SRVFR datasheet Section 3.

TPS546A24SRVFR Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: -

Package/Case:: 40-PowerLFQFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Programmable

Number of Outputs:: 1

Voltage - Input (Min):: 2.95V

Voltage - Input (Max):: 18V

Voltage - Output (Min/Fixed):: 0.25V

Voltage - Output (Max):: 5.5V

Current - Output:: 10A

Frequency - Switching:: 225kHz ~ 1.5MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 40-LQFN-CLIP (7x5)

TPS546A24SRVFR FAQ

1.How can I place an order for TPS546A24SRVFR through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS546A24SRVFR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS546A24SRVFR reliable?

The price and inventory of TPS546A24SRVFR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS546A24SRVFR is usually 5 days.

3.What payment methods are accepted for TPS546A24SRVFR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS546A24SRVFR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS546A24SRVFR?

TPS546A24SRVFR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS546A24SRVFR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS546A24SRVFR?

For technical support, including TPS546A24SRVFR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS546A24SRVFR requirements.

6.How does Aetrix verify that TPS546A24SRVFR is sourced from the original manufacturer or authorized distributors?

All TPS546A24SRVFR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS546A24SRVFR meets industry standards.

7.What is the process for return or replacement of TPS546A24SRVFR?

All TPS546A24SRVFR units undergo pre-shipment inspection (PSI). If there is an issue with TPS546A24SRVFR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS546A24SRVFR part is unused and in its original packaging.

Return procedure for TPS546A24SRVFR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…