My Inquiry
My Account
Texas Instruments TPS546C20ARVFT
- Part No.:
- TPS546C20ARVFT
- Manufacturer:
- Texas Instruments
- Package:
- 40-PowerLFQFN
- Datasheet:
-
TPS546C20ARVFT.pdf
- Description:
- IC REG BUCK ADJ 35A 40LQFN
- Quantity:
- Payment:
- Shipping:
Inventory:854
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS546C20ARVFT from Texas Instruments is a PMBus 1.3–compliant, 35-A synchronous buck converter with integrated NexFET™ power stage, supporting 4.5 V to 18 V input and 0.35 V to 5.5 V output. It delivers high-density power in a 7-mm × 5-mm LQFN package, features lossless current sensing, differential remote sensing, and telemetry reporting for servers and enterprise storage SSDs.
For engineers reviewing the TPS546C20ARVFT datasheet, TPS546C20ARVFT pinout, TPS546C20ARVFT application, or TPS546C20ARVFT equivalent, key selection considerations include its stackable 2-device 70-A capability, programmable AVS via VOUT_COMMAND, ±0.5% reference accuracy at ≥600 mV, thermal shutdown at 135°C–160°C, and PMBus address flexibility (36d/37d).
Technical Context
The TPS546C20ARVFT implements voltage-mode control with input feed-forward and supports both standalone and 2-phase interleaved operation using ISHARE/VSHARE signaling. Its dual onboard regulators (BP3 = 3.3 V, BP6 = 6.5 V) independently power analog and driver circuitry, enabling precise short-circuit protection and low-noise gate drive.
Current sharing between stacked devices achieves ±15% accuracy above 20 A per device, while telemetry includes real-time reporting of output voltage (±2% accuracy), output current (±15% at ≥20 A), and die temperature (±5°C). The device uses a fixed-frequency PWM architecture with 200 kHz–1 MHz programmable switching via RT resistor or external SYNC clock.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 35 A continuous per device; supports 70-A parallel operation with current sharing |
| Input Voltage Range | 4.5 V to 18 V - compatible with 5 V, 12 V, and 15 V intermediate bus architectures |
| Output Voltage Range | 0.35 V to 5.5 V - supports core, I/O, and auxiliary rails including AVS down to 350 mV |
| Reference Accuracy | ±0.5% at ≥600 mV - ensures tight regulation for CPU/GPU VR applications |
| Switching Frequency | 200 kHz to 1 MHz - adjustable via RT pin or external SYNC for EMI optimization |
| Thermal Shutdown | 135°C to 160°C with 25°C hysteresis - protects against sustained overload or airflow loss |
| PMBus Compliance | PMBus 1.3 - enables full telemetry, fault logging, and adaptive margining in server BMC systems |
| Package | LQFN-40 (RVFT), 7.0 mm × 5.0 mm - thermally enhanced with exposed PGND pad for <0.7°C/W RθJC(bot) |
Pinout & Package
TPS546C20ARVFT is housed in a 40-pin LQFN (RVFT) package with an exposed thermal pad connected internally to PGND. The package measures 7.0 mm × 5.0 mm and requires solder paste coverage ≥80% on the thermal pad for reliable thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RT (Pin 1) | Frequency-setting input | Connects to AGND via resistor to set switching frequency (200 kHz–1 MHz); floating disables programming |
| VSEL (Pin 2) | Default output voltage select | Resistor-to-AGND sets boot-up VOUT; overrides PMBus VOUT_COMMAND until reprogrammed |
| SS (Pin 3) | Soft-start timing control | Resistor-to-AGND configures default TON_RISE (0–100 ms); ensures monotonic start into pre-biased loads |
| PMB_DATA (Pin 4) | PMBus bidirectional data line | Open-drain I/O supporting 10–400 kHz; used for VOUT_COMMAND, telemetry reads, and fault register access |
| PMB_CLK (Pin 5) | PMBus clock input | Master-driven clock; synchronizes all PMBus transactions including multi-device AVS sequencing |
| SMB_ALRT (Pin 6) | SMBus alert output | Open-drain indicator asserting on PMBus faults (e.g., overtemperature, overcurrent, communication timeout) |
| BOOT (Pin 7) | High-side gate driver bootstrap | Connects via 100-nF capacitor to SW; series BOOT resistor (1–15 Ω) controls high-side turn-on dV/dt |
| SW (Pins 8–12) | Power switch node | Common connection point for integrated high-/low-side FETs; ties to output filter inductor and BOOT cap |
| PGND (Pins 13–20) | Power ground return | Internally bonded to thermal pad; must be low-inductance plane under device for EMI and efficiency |
| PVIN (Pins 21–25) | Power-stage input supply | Accepts 4.5–18 V; requires local 10-µF ceramic + bulk capacitance to minimize ripple and transient droop |
| DRGND (Pin 26) | Driver-stage ground | Direct connection to thermal pad; separates driver return from analog ground to reduce noise coupling |
| BP3 (Pin 27) | 3.3-V analog regulator output | Powers controller core; bypassed with ≥2.2 µF to AGND; not for external load sourcing |
| BP6 (Pin 28) | 6.5-V driver regulator output | Powers gate drivers; bypassed with ≥2.2 µF + 100-nF to PGND; critical for low-impedance high-current drive |
| AVIN (Pin 29) | Analog controller supply | 4.5–18 V input for bias circuits; must match PVIN potential for accurate short-circuit protection |
| RESET/PGD (Pin 30) | Reset input / Power-good output | Configurable via MFR_SPECIFIC_21 register; open-drain PGD asserts high when regulated, pulls low on fault |
| ISHARE (Pin 31) | Current-share bus | Interconnects master/slave devices in 2-phase stack; enables ±15% current matching without external DAC |
| VSHARE (Pin 32) | Voltage-share bus | Equalizes output voltage between stacked converters; eliminates need for precision external resistive dividers |
| RSP/RSN (Pins 33–34) | Differential remote sense inputs | Connect directly to load VOUT and GND; enable <1% load regulation error across PCB IR drop |
| DIFFO (Pin 35) | Differential sense amplifier output | Provides remote-sensed voltage to internal loop; used for telemetry reporting and closed-loop compensation |
| FB (Pin 36) | Feedback node | Negative input of error amplifier; connects to COMP via compensation network; tied to BP3 in slave mode |
| COMP (Pin 37) | Error amplifier output | Drives external Type II/III compensation network; sets loop bandwidth up to 2 MHz closed-loop BW |
| AGND (Pin 38) | Analog ground reference | Return for FB, COMP, VSEL, SS; connect to thermal pad and DRGND at single-point star ground |
| SYNC (Pin 39) | Frequency sync I/O | Configured as SYNC-IN (master) or SYNC-OUT (slave); supports 160–1200 kHz external clock for phase alignment |
| CNTL (Pin 40) | PMBus control enable | Internal pullup; floating = PMBus enabled; pulled low = PMBus disabled (reduces quiescent current) |
Key Features
| Feature | Design Value |
|---|---|
| Stackable 2-device architecture | Enables 70-A output with automatic current sharing and synchronized interleaving-no external master controller needed |
| Integrated NexFET™ power stage | 3.2-mΩ high-side + 1.4-mΩ low-side MOSFETs in single package-eliminates discrete FET layout complexity and parasitics |
| Lossless low-side current sensing | Eliminates sense resistor power loss and board area; supports accurate OCP and telemetry without efficiency penalty |
| Differential remote sensing | Compensates for PCB trace resistance up to 20 mΩ-maintains ±0.5% load regulation at full 35-A output |
| Adaptive Voltage Scaling (AVS) | Programmable VOUT_COMMAND with 2⁻⁹-V resolution enables dynamic core voltage scaling for CPU/GPU power optimization |
| Real-time telemetry reporting | Monitors VOUT (±2%), IOUT (±15%), and die temperature (±5°C) via PMBus-enables predictive thermal management in servers |
Applications
| Server CPU Core VR | Enterprise SSD Power Rail |
|---|---|
|
Use Scenario: Regulating 0.8 V @ 30–60 A for dual-socket Xeon Scalable processors with dynamic AVS during workload transitions. IC Role / Device Role / Timing Role: Primary voltage regulator delivering tightly regulated core voltage with telemetry feedback to BMC for thermal throttling coordination. Use Value: ±0.5% reference accuracy and differential remote sensing maintain sub-10 mV regulation window at socket pins under full load transients. |
Use Scenario: Providing 3.3 V @ 15 A to NVMe SSD controller and NAND flash arrays in high-density rack storage units. IC Role / Device Role / Timing Role: High-efficiency buck converter with PMBus telemetry enabling firmware-based rail health monitoring and graceful shutdown on overtemperature. Use Value: Integrated 1.4-mΩ low-side FET and 2-MHz closed-loop bandwidth support >92% efficiency at 15 A, reducing thermal load in confined 1U enclosures. |
| Ethernet Switch ASIC Supply | Optical Transport Line Card |
|
Use Scenario: Generating 1.2 V @ 25 A for 100G/400G Ethernet switch ASICs with strict ripple and transient response requirements. IC Role / Device Role / Timing Role: Synchronous buck converter operating at 500 kHz with input feed-forward to suppress line-induced ripple on sensitive SerDes supplies. Use Value: 200 ns minimum off-time and 100 ns minimum on-time enable fast transient response to 10-A/µs load steps without undershoot. |
Use Scenario: Delivering 5.0 V @ 10 A to optical module drivers and DSPs in coherent transport line cards requiring low EMI and high reliability. IC Role / Device Role / Timing Role: PMBus-configurable buck converter synchronized to system clock to avoid beat frequencies with adjacent RF sections. Use Value: SYNC pin supports 160–1200 kHz external clock locking-reducing conducted EMI peaks by >15 dB in 150 kHz–30 MHz CISPR-22 band. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-current PMBus buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS546B21RVEL | 30-A output, 4.5–18 V input, same LQFN-40 package but lacks BP3/BP6 dual regulators and ISHARE/VSHARE stacking interface | Single-device only; no native 2-phase stacking or AVS telemetry-requires external sequencer for multi-rail coordination | Choose when 30-A capacity suffices and system-level current sharing is handled externally |
| ISL91302BIRZ-T7A | 20-A dual-output buck, 2.5–5.5 V input, integrated telemetry but no PMBus 1.3 compliance or stacking support | Designed for battery-powered portable gear-not rated for 12 V/18 V intermediate bus; lower max current and input range | Consider only for low-input-voltage, space-constrained embedded applications-not a direct functional replacement |
Compared with TPS546C20ARVFT, the TPS546B21RVEL offers reduced current and no stacking, limiting scalability, while the ISL91302BIRZ-T7A targets portable systems with incompatible input voltage and telemetry scope-neither matches the 35-A, stackable, PMBus 1.3–compliant feature set required for server and networking infrastructure.
Availability
TPS546C20ARVFT is available at Aetrix Electronics and suitable for server motherboard design, enterprise SSD power delivery, and high-end Ethernet switch ASIC supply requiring stable component supply, long-term lifecycle assurance, and full PMBus telemetry integration.
Supply support for TPS546C20ARVFT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and digital power control.
The TPS546C20A product line was designed specifically for high-density, telemetry-enabled power delivery in cloud-scale servers, storage, and networking equipment-emphasizing stackability, PMBus 1.3 compliance, and thermal robustness.
FAQ
What is the maximum output current supported by a single TPS546C20ARVFT device?
A single TPS546C20ARVFT supports up to 35 A continuous output current under recommended operating conditions (TJ ≤ 125°C, adequate PCB copper and airflow). Its integrated 3.2-mΩ high-side and 1.4-mΩ low-side NexFET™ power stage enables this rating in the compact 7-mm × 5-mm LQFN package. The device also supports stacking two units for up to 70 A with automatic current sharing via ISHARE and VSHARE pins.
Does the TPS546C20ARVFT require external current-sense resistors?
No, the TPS546C20ARVFT implements lossless low-side MOSFET current sensing and does not require external sense resistors. It samples a small portion of the power-stage current internally, providing accurate output current measurement (±15% accuracy at ≥20 A) and overcurrent protection without added power loss or board area. This is confirmed in Section 7.3 of the SLUSCK1C datasheet.
How is the TPS546C20ARVFT configured for Adaptive Voltage Scaling (AVS)?
The TPS546C20ARVFT supports AVS via the PMBus VOUT_COMMAND register (address 21h), which accepts 16-bit values multiplied by 2⁻⁹ V resolution to set output voltage from 0.35 V to 5.5 V. Margining is achieved by writing offset values to MFR_VOUT_MARGIN_HIGH/LOW registers. The device reports actual VOUT with ±2% accuracy, enabling closed-loop AVS control in server BMC firmware.
Can the TPS546C20ARVFT operate without a PMBus host controller?
Yes, the TPS546C20ARVFT can operate autonomously using pin-strapped defaults for VOUT (via VSEL), soft-start time (via SS), and switching frequency (via RT). The CNTL pin has an internal pullup-leaving it floating enables PMBus; pulling it low disables the interface and reduces quiescent current. All protection features (OCP, OTP, UVP, OVP) remain fully active without PMBus communication.
What thermal management provisions does the TPS546C20ARVFT include?
The TPS546C20ARVFT integrates die temperature monitoring with ±5°C accuracy across –40°C to 165°C, reports real-time junction temperature via PMBus, and triggers thermal shutdown between 135°C and 160°C with 25°C hysteresis. Its LQFN-40 (RVFT) package features an exposed thermal pad (RθJC(bot) = 0.7°C/W), requiring ≥80% solder coverage and low-thermal-resistance PCB stack-up for optimal heat dissipation in high-power applications.
TPS546C20ARVFT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-PowerLFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.35V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 35A
- Frequency - Switching:
- 200kHz ~ 1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LQFN-CLIP (7x5)
TPS546C20ARVFT FAQ
1.How can I place an order for TPS546C20ARVFT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS546C20ARVFT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS546C20ARVFT reliable?
The price and inventory of TPS546C20ARVFT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS546C20ARVFT is usually 5 days.
3.What payment methods are accepted for TPS546C20ARVFT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS546C20ARVFT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS546C20ARVFT?
TPS546C20ARVFT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS546C20ARVFT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS546C20ARVFT?
For technical support, including TPS546C20ARVFT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS546C20ARVFT requirements.
6.How does Aetrix verify that TPS546C20ARVFT is sourced from the original manufacturer or authorized distributors?
All TPS546C20ARVFT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS546C20ARVFT meets industry standards.
7.What is the process for return or replacement of TPS546C20ARVFT?
All TPS546C20ARVFT units undergo pre-shipment inspection (PSI). If there is an issue with TPS546C20ARVFT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS546C20ARVFT part is unused and in its original packaging.
Return procedure for TPS546C20ARVFT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS546C20ARVFT Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
