My Inquiry
My Account
Texas Instruments TPS546D24RVFT
- Part No.:
- TPS546D24RVFT
- Manufacturer:
- Texas Instruments
- Package:
- 40-PowerLFQFN
- Datasheet:
-
TPS546D24RVFT.pdf
- Description:
- IC REG BUCK ADJ 40A 40LQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS546D24RVFT from Texas Instruments is a 40-A, PMBus-enabled buck converter with 2.95-V to 16-V PVIN input range, integrated 4.5-mΩ/0.9-mΩ MOSFETs, and support for up to 4× stacking to deliver 160 A. It features differential remote sensing (<1% VOUT error over –40°C to +150°C), selectable switching frequencies (225 kHz–1.5 MHz), and operates in a 7 mm × 5 mm × 1.5 mm LQFN-CLIP (40-pin) package. It is used in high-density server VRMs powering ASIC/FPGA cores.
For engineers reviewing the TPS546D24RVFT datasheet, TPS546D24RVFT pinout, TPS546D24RVFT application, or TPS546D24RVFT equivalent, key selection considerations include stackable current sharing, PMBus telemetry (VOUT/IOUT/die temperature), AVS/margining capability, and split-rail operation with independent AVIN/PVIN supplies.
Technical Context
The TPS546D24RVFT implements fixed-frequency average current-mode control with input feedforward and selectable internal compensation, enabling stable regulation across wide output capacitance ranges. Its back-channel communication (BCX_CLK/BCX_DAT) enables synchronized multi-phase operation with single-PMBus-address sharing across stacked units.
It supports both pin-strapped and PMBus-programmable output voltage (0.6 V–5.5 V), frequency sync (SYNC IN/OUT), and configurable fault response (restart/latch-off/ignore). The device integrates dual LDOs-BP1V5 (1.5 V) for digital logic and VDD5 (5 V) for gate drivers-with dedicated bypassing requirements and thermal pad grounding via PGND.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | PVIN: 2.95 V–16 V; AVIN: 2.95 V–18 V - enables split-rail supply separation for noise isolation between power stage and controller. |
| Output Current | 40 A continuous per unit; up to 160 A with 2×–4× stacking - supports high-current ASIC/FPGA core rails without external current-sharing circuitry. |
| Switching Frequency | 225 kHz–1.5 MHz (12 options, 8 pin-strappable) - allows optimization of efficiency vs. size for different output capacitor and inductor selections. |
| Output Voltage Range | 0.6 V–5.5 V (pin-strapped); 0.25 V–5.5 V (PMBus VOUT_COMMAND) - supports dynamic voltage scaling and precise margining for SoC validation. |
| VOUT Accuracy | <±1% over –40°C to +150°C TJ with differential remote sensing - ensures tight regulation at point-of-load under thermal stress. |
| Integrated MOSFETs | High-side: 4.5 mΩ; Low-side: 0.9 mΩ - reduces conduction loss and eliminates external FET layout complexity and gate drive design. |
| PMBus Interface | 1-MHz clock support with full command set - enables real-time telemetry (VOUT, IOUT, die temp), AVS, and configuration without firmware development. |
Pinout & Package
TPS546D24RVFT is housed in a 7.00 mm × 5.00 mm × 1.5 mm LQFN-CLIP (RVF) package with 40 pins and 0.5-mm pitch, featuring an exposed thermal pad internally connected to PGND. Thermal pad soldering is mandatory for thermal and mechanical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PGD/RST_B | Open-drain power-good/reset output | Signals valid VOUT or asserts reset#; function configurable via PMBus bit - enables system sequencing and fault coordination. |
| PMB_DATA / PMB_CLK | PMBus bidirectional data/clock | Standardized digital interface for configuration and telemetry; supports 1-MHz operation - simplifies firmware integration and runtime monitoring. |
| BOOT / SW | Bootstrap driver / power switch node | Drives high-side FET gate; SW connects to inductor and BOOT capacitor - defines critical high-di/dt loop requiring minimized trace inductance. |
| PVIN / PGND | Main power input / power ground | Low-impedance paths for 40-A switching current; multiple PGND pins tied to thermal pad - essential for EMI control and thermal dissipation. |
| AVIN / AGND | Analog controller supply / analog ground | Separate low-noise rail for control circuitry; AGND must connect directly to thermal pad - prevents switching noise from corrupting feedback and regulation. |
| VOSNS / GOSNS/SLAVE | Remote sense+ / sense− or slave indicator | Differential sensing at load for <1% accuracy; GOSNS pulled high indicates slave mode in stacked configurations - enables precise point-of-load regulation and automatic phase management. |
| VSHARE | Multi-phase current-share bus | Enables active current balancing across stacked units without external resistors - ensures equal load distribution and thermal derating in parallel operation. |
| BCX_CLK / BCX_DAT | Back-channel sync clock/data | Proprietary inter-device link for timing alignment and shared address coordination - eliminates need for separate PMBus addresses per phase. |
Key Features
| Feature | Design Value |
|---|---|
| Stackable architecture | 2×–4× stacking with single-PMBus address and VSHARE-based current sharing - reduces firmware overhead and PCB routing complexity in multi-phase VRMs. |
| Differential remote sensing | Internal amplifier with VOSNS/GOSNS inputs - achieves <1% VOUT error across full temperature range without external op-amps or compensation networks. |
| Selectable internal compensation | Configurable via MSEL1 pin strap - eliminates external compensation components and accelerates design iteration for varying output capacitor ESR/C values. |
| AVS and margining support | Full PMBus command set (VOUT_MARGIN_HIGH/LOW, VOUT_AVS) - enables dynamic voltage scaling for power optimization and production-level voltage tolerance testing. |
| Pre-biased output start-up | Controlled soft-start into precharged output - prevents reverse current flow and ensures reliable power-up in systems with hold-up capacitors or shared rails. |
Applications
| Data Center Server VRM | 5G Radio Unit Power |
|---|---|
Use Scenario: High-current, dynamically scaled core voltage for dual-socket Xeon or AMD EPYC processors in 1U/2U rack servers. IC Role / Device Role / Timing Role: Primary buck converter delivering 0.8 V–1.2 V at up to 160 A using 4× stacked TPS546D24RVFT units with shared PMBus address. Use Value: Enables precise AVS and margining per CPU socket via PMBus, reducing idle power by >15% while maintaining <±5 mV regulation at load transients. | Use Scenario: Compact, thermally constrained power delivery for FPGA and RF front-end ICs in active antenna systems (AAS) and massive MIMO radio units. IC Role / Device Role / Timing Role: Single or dual-phase buck regulator supplying 1.0 V core and 1.8 V I/O rails with differential remote sensing to counteract PCB IR drop. Use Value: Achieves <1% output error over –40°C to +150°C ambient, ensuring signal integrity and thermal stability in outdoor base station enclosures. |
| Medical Imaging Power | FPGA/ASIC Development Platform |
Use Scenario: High-reliability, low-noise power for CT/PET/MRI detector modules requiring tight voltage tolerance and rapid transient response. IC Role / Device Role / Timing Role: Multi-phase buck converter powering mixed-signal ADCs and high-speed serializers with synchronous switching via SYNC pin. Use Value: Frequency synchronization minimizes beat-frequency noise in analog signal chains, improving SNR by up to 3 dB in time-of-flight PET detectors. | Use Scenario: Flexible, reconfigurable power subsystem on FPGA prototyping boards supporting diverse core voltages (0.75 V–3.3 V) and dynamic load profiles. IC Role / Device Role / Timing Role: Pin-strapped or PMBus-configured buck regulator with programmable soft-start and overcurrent limits for safe FPGA configuration and partial reconfiguration. Use Value: Eliminates manual BOM changes for voltage variants; PMBus telemetry enables real-time current profiling during logic synthesis and place-and-route validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-current, PMBus-enabled buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP8770GQ-10-Z | 40-A rating, 3.3–18-V input, no stacking support, 1.2-MHz max frequency, no back-channel sync | Lacks multi-phase coordination; requires discrete current sharing and separate PMBus addressing per phase | Preferred for single-phase, cost-sensitive designs where stacking and telemetry are not required. |
| ISL91302BHRZ-T7A | 30-A dual-phase, 2.5–5.5-V input, integrated inductors, no PMBus, only I²C interface | Lower current, narrower input range, no remote sensing or AVS; limited to space-constrained portable applications | Suitable for battery-powered edge AI modules but not for server-grade 160-A scalability or precision telemetry. |
Compared with MP8770GQ-10-Z and ISL91302BHRZ-T7A, the TPS546D24RVFT uniquely delivers stackable 40-A operation with single-address PMBus control, differential remote sensing, and AVS - making it the only option for scalable, telemetry-rich, thermally robust VRMs in data center and 5G infrastructure.
Availability
TPS546D24RVFT is available at Aetrix Electronics and suitable for data center server VRMs, 5G radio unit power systems, and medical imaging equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS546D24RVFT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and power management technologies with over 90 years of innovation history.
The TPS546D24RVFT belongs to TI's high-current, digitally controlled DC/DC converter product line, designed specifically for scalable, telemetry-enabled power delivery in hyperscale computing, telecom infrastructure, and high-performance medical electronics.
FAQ
What is the maximum output current supported by a single TPS546D24RVFT unit?
A single TPS546D24RVFT unit delivers up to 40 A continuous output current. Its architecture supports stacking up to four units with active current sharing via the VSHARE pin and back-channel communication (BCX_CLK/BCX_DAT), enabling a total of 160 A on a single output rail. This stacking capability is validated across temperature and load conditions per the SLUSDJ0A datasheet, and does not require external current-sense resistors or master-slave controllers.
Does the TPS546D24RVFT support differential remote sensing, and how is it implemented?
Yes, the TPS546D24RVFT supports differential remote sensing using the VOSNS and GOSNS/SLAVE pins. For standalone or master operation, VOSNS connects to the load's positive output node and GOSNS to the load's ground reference, enabling <1% VOUT accuracy from –40°C to +150°C TJ. In slave mode, GOSNS is pulled high to BP1V5. The internal remote sense amplifier eliminates offset drift and compensates for PCB trace resistance, removing the need for external instrumentation amplifiers or calibration.
Can the TPS546D24RVFT operate with pre-biased outputs, and what design considerations apply?
Yes, the TPS546D24RVFT supports pre-biased output start-up, allowing safe turn-on when the output rail is already charged - critical for systems with hold-up capacitors or shared power domains. To enable this, the soft-start time must be configured via MSEL2 pin strapping or PMBus, and the EN/UVLO pin must be asserted only after input stabilization. No external diode or isolation circuitry is required, as the internal control loop manages gate drive sequencing to prevent reverse current.
What are the thermal pad requirements for the TPS546D24RVFT LQFN-CLIP package?
The TPS546D24RVFT uses a 7 mm × 5 mm LQFN-CLIP (RVF) package with an exposed thermal pad internally connected to PGND. Per TI's SLUA271 guidelines and the SLUSDJ0A datasheet, the thermal pad must have ≥71% solder coverage (minimum 0.125-mm stencil), be connected to a dedicated PGND plane with ≥6 thermal vias (1.08 mm diameter), and avoid solder mask defined pads. Inadequate thermal pad soldering causes junction temperature rise exceeding 150°C under full 40-A load, triggering thermal shutdown.
How does the TPS546D24RVFT handle PMBus address assignment in stacked configurations?
In stacked configurations, the TPS546D24RVFT uses back-channel communication (BCX_CLK/BCX_DAT) and the ADRSEL pin to assign a single PMBus address to all units on the same output rail. ADRSEL pin strapping determines whether SYNC functions as IN or OUT and selects one of eight possible addresses. Once configured, all stacked devices respond to that address, eliminating firmware complexity associated with managing multiple addresses - a capability confirmed in section 8.5.3 of the SLUSDJ0A datasheet.
TPS546D24RVFT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-PowerLFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.95V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 40A
- Frequency - Switching:
- 225kHz ~ 1.5MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LQFN-CLIP (7x5)
TPS546D24RVFT FAQ
1.How can I place an order for TPS546D24RVFT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS546D24RVFT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS546D24RVFT reliable?
The price and inventory of TPS546D24RVFT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS546D24RVFT is usually 5 days.
3.What payment methods are accepted for TPS546D24RVFT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS546D24RVFT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS546D24RVFT?
TPS546D24RVFT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS546D24RVFT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS546D24RVFT?
For technical support, including TPS546D24RVFT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS546D24RVFT requirements.
6.How does Aetrix verify that TPS546D24RVFT is sourced from the original manufacturer or authorized distributors?
All TPS546D24RVFT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS546D24RVFT meets industry standards.
7.What is the process for return or replacement of TPS546D24RVFT?
All TPS546D24RVFT units undergo pre-shipment inspection (PSI). If there is an issue with TPS546D24RVFT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS546D24RVFT part is unused and in its original packaging.
Return procedure for TPS546D24RVFT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS546D24RVFT Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
