My Inquiry
My Account
Texas Instruments TPS548B22RVFR
- Part No.:
- TPS548B22RVFR
- Manufacturer:
- Texas Instruments
- Package:
- 40-PowerLFQFN
- Datasheet:
-
TPS548B22RVFR.pdf
- Description:
- IC REG BUCK ADJ 25A 40LQFN
- Quantity:
- Payment:
- Shipping:
Inventory:7,553
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS548B22 from Texas Instruments is a 25-A synchronous step-down DC/DC converter with integrated 4.1-mΩ high-side and 1.9-mΩ low-side NexFET™ MOSFETs, D-CAP3™ adaptive on-time control, full differential remote sensing, and 0.6–5.5-V programmable output voltage. It operates from 1.5–18-V PVIN and 4.5–22-V VDD inputs, delivering ±0.5% reference accuracy over –40°C to +125°C, and targets high-density point-of-load regulation in enterprise SSDs and FPGA core rails.
For engineers reviewing the TPS548B22 datasheet, TPS548B22 pinout, TPS548B22 application, or TPS548B22 equivalent, key selection considerations include its 40-pin LQFN-CLIP (RVF) package with thermal pad, selectable 425/650/875/1050-kHz switching frequencies, differential VOSNS/RSN/RSP sensing architecture, and dual positive/negative valley current limiting via ILIM resistor programming.
Technical Context
The TPS548B22 implements D-CAP3™ control with emulated current sensing-enabling stable operation with all-ceramic output capacitors without external compensation. Its adaptive on-time architecture dynamically adjusts tON (min 60 ns) and tOFF (min 300 ns) to maintain preset frequency across wide VIN/VOUT ranges while preserving fast transient response.
It integrates a true differential remote sense amplifier (5-MHz UGBW, ±4.7 V/µs slew rate, ±3.5-mV offset), programmable OVP/UVP/OOB protection thresholds referenced to internal 0.9-V ±0.5% reference, and temperature-compensated RDS(on)-based current sensing with ±15% OC tolerance and 1200 ppm/°C slope.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PVIN Range | 1.5 V to 18 V - supports wide-input industrial and telecom power rails including 3.3-V, 5-V, 12-V, and 15-V intermediate bus architectures. |
| VDD Range | 4.5 V to 22 V - enables independent bias supply for controller logic, decoupling gate drive from main input. |
| Output Current | 25 A continuous - delivered by integrated 4.1-mΩ/1.9-mΩ FET pair with optimized thermal path via 7 mm × 5 mm LQFN-CLIP package. |
| Output Voltage | 0.6 V to 5.5 V - settable in 50-mV steps via VSEL pin; 0.9-V reference with ±0.5% tolerance over –40°C to +125°C junction. |
| Switching Frequency | 425 / 650 / 875 / 1050 kHz - selected via FSEL resistor; adaptive on-time maintains stability under load transients and input variation. |
| Differential Sense | True RSP/RSN inputs with ±0.2–1.8-V input range - enables accurate remote voltage regulation at load point, rejecting PCB IR drop. |
| Protection Features | Hiccup or latch-off OVP/UVP; out-of-bounds (8% above VREF) early-response discharge; thermal shutdown at 155–165°C with 30°C hysteresis. |
Pinout & Package
TPS548B22 is housed in a 7 mm × 5 mm, 40-pin LQFN-CLIP (RVF) package with exposed thermal pad (Pin 33–40 PGND, Pin 33 thermal pad). The package supports high-current routing via eight SW pins, seven PVIN pins, eight PGND pins, and dedicated AGND/DRGND/BOOT paths for optimal EMI and thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–3, 6–7, 26–27 | NC / NU | No-connect or not-used pins - must be left floating or grounded per layout guidelines; no internal connection. |
| 4 | EN_UVLO | Enable and UVLO programming input - sets precise turn-on threshold for PVIN or VDD using external resistor divider; 1.45–1.75-V threshold with 300-mV hysteresis. |
| 5 | BOOT | High-side gate driver bootstrap supply - connects to SW node via external 0.1-µF ceramic capacitor; internal PMOS switch charges BP rail. |
| 8–12 | SW | Power switch node - eight parallel pins reduce conduction loss and inductance; connects directly to output inductor and boot capacitor. |
| 13–20 | PGND | Power ground return for internal FETs - eight dedicated pins minimize ground bounce and improve current sharing under 25-A load. |
| 21–25 | PVIN | Main power input for integrated FETs - five parallel pins support high-current entry with low impedance and reduced thermal stress. |
| 28 | VDD | Controller bias supply - powers internal logic, gate drivers, and reference; 4.5–22-V range allows independent auxiliary supply. |
| 29 | DRGND | Internal gate driver return - isolated from PGND to prevent coupling of high di/dt gate switching noise into analog circuits. |
| 30 | AGND | Analog ground reference - separates sensitive feedback and reference circuitry from power ground; must be star-connected to PGND at single point. |
| 31 | BP | Integrated LDO output - supplies 5.07-V bias for BOOT circuit; 100-mA current limit and 365-mV dropout enable robust gate drive under load. |
| 32 | FSEL | Frequency and mode select - resistor-programmable to choose one of four switching frequencies and FCCM/Eco-mode operation. |
| 33 | VSEL | Output voltage setpoint - selects initial VOUT from 0.6 V to 1.2 V in 50-mV increments without external resistors; overrides feedback during startup. |
| 34 | MODE | Control and soft-start configuration - selects D-CAP3/D-CAP mode, REFIN/external tracking, and soft-start timing (1/2/4/8 ms). |
| 35 | PGOOD | Open-drain power-good status - asserts after VOUT reaches 90–111% of target and remains stable; 6.9-mA sink capability drives LED or system sequencer. |
| 36 | ILIM | Valley overcurrent limit programming - resistor-to-ground sets ±25-A (±15% tolerance) positive/negative current limit with temperature compensation. |
| 37 | RESV_TRK | Reserved track input - no internal connection; must be left unconnected per datasheet. |
| 38–39 | RSN / RSP | Differential remote sense inputs - RSP (non-inverting) and RSN (inverting) connect to load-side feedback nodes to reject PCB trace resistance error. |
| 40 | VOSNS | Output voltage monitor - provides direct access to regulated output for monitoring, sequencing, or external protection circuits. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP3™ Control Loop | Enables stable regulation with zero external compensation - supports bulk electrolytic, small MLCC, or mixed-output capacitor banks without loop tuning. |
| Full Differential Remote Sense | Compensates for up to 100 mV of IR drop between regulator and load - ensures ±0.5% output accuracy at point-of-load under dynamic current conditions. |
| Adaptive On-Time Architecture | Maintains tight frequency regulation (±10%) across 1.5–18-V PVIN and 0.6–5.5-V VOUT - preserves transient response and efficiency during line/load changes. |
| Programmable Dual Current Limit | Independent positive (inductor saturation) and negative (OVP discharge) valley current limits - protects both FETs during fault conditions with ±15% tolerance. |
| LQFN-CLIP Thermal Package | 7 mm × 5 mm footprint with bottom thermal pad and copper clip - achieves 0.6°C/W RθJC(bot) and supports >25-A continuous operation with natural convection cooling. |
| Out-of-Bounds (OOB) Protection | Triggers forced PWM discharge at +8% VREF - prevents overstress on downstream loads before full OVP latching occurs, enabling graceful recovery. |
Applications
| Enterprise SSD Power Rail | AI Accelerator Core Supply |
|---|---|
|
Use Scenario: Regulating 0.8-V/20-A core voltage for NVMe SSD controllers under rapid 0–100% load steps during burst writes. IC Role / Device Role / Timing Role: Primary synchronous buck converter with differential remote sense, providing fast transient response and ±0.5% DC accuracy at die. Use Value: Eliminates need for external compensation and reduces output capacitance by 40% versus voltage-mode controllers, saving board space in 2.5-inch U.2 form factor. |
Use Scenario: Delivering 0.75-V/25-A supply to AI inference ASICs with strict <100-µs response to 5-A/µs load transients. IC Role / Device Role / Timing Role: High-current POL regulator using D-CAP3™ control and adaptive on-time to achieve <5-µs load-step recovery time. Use Value: Integrated 4.1-mΩ/1.9-mΩ FETs and 40-pin thermal package sustain 25-A continuous load without derating in 70°C ambient environments. |
| Industrial PLC I/O Module | 5G Baseband Radio PSU |
|
Use Scenario: Generating isolated 3.3-V/15-A supply for fieldbus interface ICs in harsh industrial environments with wide temperature swings. IC Role / Device Role / Timing Role: Main DC/DC stage with hiccup-mode OVP/UVP, thermal shutdown, and EN_UVLO programmable sequencing. Use Value: 4.5–22-V VDD bias range allows use of separate 5-V auxiliary rail, ensuring reliable startup even when main PVIN dips below 4.5 V. |
Use Scenario: Powering 1.0-V/18-A RF front-end SoCs in active antenna units requiring ultra-low noise and high PSRR. IC Role / Device Role / Timing Role: Low-noise buck converter operating in FCCM mode at 650 kHz with BP-regulated gate drive for clean switching. Use Value: BP LDO (5.07 V, 100 mA) and DRGND isolation suppress gate-drive noise coupling, improving RF signal integrity and reducing conducted emissions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS548B20RVFR | Same 40-pin RVF package and D-CAP3™ control, but rated for 20-A max output and 3.5-mΩ/1.7-mΩ FETs; lacks RESV_TRK pin. | Suitable for lower-current FPGA I/O rails or mid-tier SSDs where 25-A headroom is unnecessary. | Select TPS548B20RVFR when thermal budget or cost sensitivity favors 20-A rating without sacrificing package compatibility or feature set. |
| MP2964GQZ | Monolithic 25-A buck with PMBus interface and digital telemetry; 3.3-mΩ/1.5-mΩ FETs; requires external compensation and uses QFN-40 (5×6 mm) package. | Preferred for systems requiring real-time voltage/current/temperature telemetry and dynamic margining via PMBus. | Choose MP2964GQZ only if digital control, telemetry, and programmable margins outweigh the added complexity of external compensation and different footprint. |
Compared with TPS548B22, TPS548B20RVFR offers identical layout compatibility but reduced current capability, while MP2964GQZ adds digital control at the cost of increased design effort and non-drop-in placement-making TPS548B22 optimal for analog-simplified, thermally demanding 25-A POL designs.
Availability
TPS548B22 is available at Aetrix Electronics and suitable for enterprise storage, AI accelerator power delivery, and 5G radio subsystems requiring stable component supply, long-term manufacturability, and RoHS-exempt packaging for high-reliability deployments.
Supply support for TPS548B22 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency DC/DC conversion and automotive-grade reliability.
The TPS548B22 belongs to TI's SWIFT™ family of high-current synchronous buck converters, engineered specifically for space-constrained, high-transient enterprise and communications infrastructure where thermal density, differential sensing, and minimal external components are critical.
FAQ
What is the maximum continuous output current supported by the TPS548B22?
The TPS548B22 supports 25-A continuous output current using its integrated 4.1-mΩ high-side and 1.9-mΩ low-side NexFET™ MOSFETs. This rating assumes proper PCB layout with thermal vias to the internal thermal pad, ambient temperature ≤70°C, and natural convection cooling. Derating applies above 70°C ambient per the device's thermal metrics (RθJA = 28.5°C/W).
How does the TPS548B22 achieve stable regulation without external compensation components?
The TPS548B22 uses D-CAP3™ control with emulated current sensing, eliminating the need for external RC compensation networks. Its adaptive on-time architecture senses output ripple and modulates switching based on real-time load and line conditions-enabling stable operation with all-ceramic, bulk electrolytic, or hybrid output capacitor configurations.
Can the TPS548B22 be used with remote sensing for improved load regulation?
Yes, the TPS548B22 features true differential remote sensing via dedicated RSP and RSN pins. When connected to the load-side feedback nodes, it actively compensates for PCB trace resistance, maintaining ±0.5% output accuracy at the point-of-load-even under 25-A dynamic current steps.
What protection features are built into the TPS548B22?
The TPS548B22 includes cycle-by-cycle overcurrent limiting (programmable via ILIM), hiccup or latch-off OVP/UVP, out-of-bounds (8% above VREF) fast-discharge mode, thermal shutdown (155–165°C), and VDD/EN_UVLO with adjustable hysteresis. All protections are internally implemented with no external components required.
Is the TPS548B22 pin-compatible with other devices in the TPS548x series?
The TPS548B22 shares the same 40-pin LQFN-CLIP (RVF) package and pinout with TPS548B20RVFR and TPS548B25RVFR, enabling layout reuse across 20-A, 25-A, and 30-A variants. However, differences in current rating, FET RDS(on), and certain pin functions (e.g., RESV_TRK) require verification of schematic connectivity and thermal design for each variant.
TPS548B22RVFR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™, D-CAP3™, Eco-Mode™
- Package/Case:
- 40-PowerLFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 25A
- Frequency - Switching:
- Selectable
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LQFN-CLIP (7x5)
TPS548B22RVFR FAQ
1.How can I place an order for TPS548B22RVFR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS548B22RVFR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS548B22RVFR reliable?
The price and inventory of TPS548B22RVFR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS548B22RVFR is usually 5 days.
3.What payment methods are accepted for TPS548B22RVFR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS548B22RVFR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS548B22RVFR?
TPS548B22RVFR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS548B22RVFR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS548B22RVFR?
For technical support, including TPS548B22RVFR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS548B22RVFR requirements.
6.How does Aetrix verify that TPS548B22RVFR is sourced from the original manufacturer or authorized distributors?
All TPS548B22RVFR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS548B22RVFR meets industry standards.
7.What is the process for return or replacement of TPS548B22RVFR?
All TPS548B22RVFR units undergo pre-shipment inspection (PSI). If there is an issue with TPS548B22RVFR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS548B22RVFR part is unused and in its original packaging.
Return procedure for TPS548B22RVFR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS548B22RVFR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
