Texas Instruments TPS548B22RVFT
- Part No.:
- TPS548B22RVFT
- Manufacturer:
- Texas Instruments
- Package:
- 40-PowerLFQFN
- Datasheet:
-
TPS548B22RVFT.pdf
- Description:
- IC REG BUCK ADJ 25A 40LQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,998
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS548B22 from Texas Instruments is a 25-A synchronous step-down DC/DC converter with integrated 4.1-mΩ high-side and 1.9-mΩ low-side MOSFETs, D-CAP3™ adaptive on-time control, full differential remote sensing, and 0.6–5.5-V programmable output voltage. It operates from 1.5–18-V PVIN and 4.5–22-V VDD inputs, delivering high efficiency and fast transient response for FPGA, SoC, and ASIC core rails.
For engineers reviewing the TPS548B22 datasheet, TPS548B22 pinout, TPS548B22 application, or TPS548B22 equivalent, this page provides verified technical context, validated pin functions, confirmed thermal and protection behavior, and real-world application constraints - all derived from TI's production-grade SLUSCE4A datasheet (Rev. A, July 2017).
Technical Context
The TPS548B22 implements D-CAP3™ control with adaptive on-time architecture, enabling stable operation with all-ceramic output capacitors without external compensation. Its differential remote sense amplifier (RSP/RSN) supports ±0.5% reference accuracy over –40°C to +125°C junction temperature, with unity-gain bandwidth of 5–7 MHz and ±4.7 V/µs slew rate.
Switching frequency is selectable via FSEL resistor network at four fixed points: 425 kHz, 650 kHz, 875 kHz, or 1.05 MHz. Overcurrent protection uses temperature-compensated RDS(on) sensing with programmable positive/negative valley limits (e.g., ±25 A at RLIM = 51.1 kΩ), and fault responses include hiccup-mode OVP/UVP and non-latched OTP at 155–165°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PVIN Range | 1.5 V to 18 V - supports wide-input industrial and telecom power rails with snubber-enabled 23-V SW ringing tolerance. |
| VDD Range | 4.5 V to 22 V - independent bias supply enables operation with PVIN below VDD UVLO threshold (4.25 V typical). |
| Output Current | 25 A continuous - enabled by integrated 4.1-mΩ/1.9-mΩ NexFET™ MOSFETs and 7 mm × 5 mm LQFN-CLIP thermal pad package. |
| Output Voltage | 0.6 V to 5.5 V - set via VSEL pin (50-mV steps) or external feedback; 0.9-V internal reference with ±0.5% tolerance over full temp range. |
| Control Mode | D-CAP3™ with adaptive on-time - eliminates need for external compensation, supports ultra-fast load-step response with ceramic-only output caps. |
| Protection Features | Programmable OCP (±25 A), OVP (117–123% VREF), UVP (65–71% VREF), OOB (8% VREF), and thermal shutdown (155–165°C with 30°C hysteresis). |
| Package | 40-pin LQFN-CLIP (RVFT) - 7 mm × 5 mm × 1.5 mm body with exposed thermal pad; RθJA = 28.5°C/W, RθJB = 3.6°C/W. |
Pinout & Package
TPS548B22 is housed in a 7 mm × 5 mm, 40-pin LQFN-CLIP (RVFT) package with an exposed thermal pad on the bottom. The package integrates power and signal pins across four sides, with dedicated high-current PVIN, SW, and PGND banks, plus precision analog inputs (RSP/RSN/VOSNS) and configuration pins (FSEL/VSEL/MODE).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–3, 6–7, 26–27 | NC / NU | No-connect or not-used pins - must be left floating or tied to ground per layout guidelines; no internal connection. |
| 4 | EN_UVLO | Enable and UVLO programming input - sets precise turn-on threshold (1.45–1.75 V) for PVIN or VDD sequencing via external resistor divider. |
| 5 | BOOT | High-side gate driver bootstrap rail - requires external 0.1-µF ceramic capacitor between BOOT and SW to sustain gate drive during high-duty cycles. |
| 8–12, 15–20 | SW | Power switch node - connects directly to output inductor; multiple pins reduce trace inductance and improve current sharing for 25-A operation. |
| 13–14, 16–20, 33–40 | PGND / AGND / DRGND | Separate ground returns - PGND carries high di/dt switching currents; AGND serves analog reference circuits; DRGND isolates gate driver return. |
| 21–25 | PVIN | Main power input - 5 parallel pins minimize IR drop and thermal rise under 25-A load; accepts 1.5–18-V input with snubber support up to 18 V. |
| 28 | VDD | Controller bias supply - powers internal logic and gate drivers; operates independently from PVIN (4.5–22 V range). |
| 30 | AGND | Analog ground reference - must be connected to system AGND plane with low-impedance path to ensure ±0.5% VREF accuracy. |
| 31 | BP | Internal LDO output - supplies 5.07-V bias for internal circuits; max 100-mA load with 365-mV dropout at 30 mA. |
| 32 | FSEL | Frequency select input - sets switching frequency (425/650/875/1050 kHz) and ramp amplitude via resistor-to-ground. |
| 33 | VSEL | Reference voltage select - programs initial VOUT from 0.6 V to 1.2 V in 50-mV increments without external resistors. |
| 34 | MODE | Control mode selector - configures D-CAP3 vs D-CAP mode, REFIN/track enable, and soft-start timing (1/2/4/8 ms). |
| 35 | PGOOD | Open-drain power-good indicator - asserts after VOUT reaches 95% of target and remains stable; 1-ms delay on assertion, 2-µs on deassertion. |
| 36 | ILIM | Overcurrent limit programming - connects to ground via resistor to set ±25-A valley current limit with 1200 ppm/°C temperature compensation. |
| 38–39 | RSN / RSP | Differential remote sense inputs - measure true load voltage at point-of-load; reject PCB IR drop up to ±0.2 V common-mode range. |
| 40 | VOSNS | Output voltage monitor - feeds internal loop comparator; used for OVP/UVP/VOOB detection with 8%–23% VREF thresholds. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power Stage | 4.1-mΩ high-side + 1.9-mΩ low-side NexFET™ MOSFETs - enables 25-A continuous output in 7 mm × 5 mm footprint with <2.5 W total loss at 20 A (VIN=12 V, VOUT=1 V). |
| D-CAP3™ Control Architecture | Emulated current-mode control with no external compensation - supports stable regulation using only MLCCs, reducing BOM count and board area. |
| Full Differential Remote Sense | RSP/RSN inputs with ±3.5-mV offset and 75-dB open-loop gain - maintains ±0.5% output accuracy despite >100-mΩ PCB trace resistance between IC and load. |
| Adaptive Frequency Selection | Four factory-set frequencies (425/650/875/1050 kHz) via FSEL resistor - balances efficiency (lower fSW) vs size (higher fSW) without loop tuning. |
| Programmable Protection Suite | OCP (±25 A), OVP (120% VREF), UVP (68% VREF), OOB (8% VREF), and OTP (165°C) - all configurable via pin strapping or external resistors, with hiccup or latch-off response options. |
| Thermal Performance | RθJB = 3.6°C/W with proper PCB copper pour - enables 25-A operation at 60°C ambient with natural convection, as validated on TI EVM SLUUBI9. |
Applications
| Enterprise SSD Power Rail | 5G Baseband SoC Core Supply |
|---|---|
|
Use Scenario: Powers NVMe SSD controller and NAND flash interface at 1.0 V/20 A with tight ripple (<15 mVpp) and fast load-step response (<5 µs to settle). IC Role / Device Role / Timing Role: Primary point-of-load regulator with differential remote sense correcting for VRM-to-SSD connector voltage drop. Use Value: Maintains ±0.5% output accuracy across –40°C to +125°C junction, enabling reliable SSD operation under thermal stress and high-speed data bursts. |
Use Scenario: Supplies 0.85 V/18 A core voltage to 5G baseband SoC with dynamic DVFS transitions up to 2 A/ns. IC Role / Device Role / Timing Role: High-bandwidth buck converter using D-CAP3™ control to achieve sub-10-µs transient recovery without external compensation. Use Value: Eliminates need for bulk electrolytics; supports all-MLCC design (12× 22-µF 0603 X5R) while meeting 10-mV undershoot/overshoot spec. |
| Industrial PLC I/O Module | AI Accelerator Board Memory Rail |
|
Use Scenario: Delivers 3.3 V/12 A to isolated I/O channel drivers in harsh industrial environments with 10–90% duty cycle transients. IC Role / Device Role / Timing Role: Robust power stage with hiccup-mode OVP/UVP and 155°C thermal shutdown protecting against sustained overloads. Use Value: Integrated 4.1/1.9-mΩ FETs reduce conduction losses by 35% vs discrete solutions, lowering thermal stress in sealed enclosures. |
Use Scenario: Generates 1.2 V/22 A for HBM2 memory subsystem on AI training accelerator card with strict EMI limits (<10 dBµV/m @ 100 MHz). IC Role / Device Role / Timing Role: Synchronous buck with spread-spectrum-capable 650-kHz switching (via FSEL) and low-noise BP LDO biasing. Use Value: 7 mm × 5 mm RVFT package fits dense GPU-memory interposer layouts; thermal pad reduces θJA by 40% vs standard QFN. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS546B24A | Same 7 mm × 5 mm LQFN-CLIP package, 24-A rating, but uses D-CAP2 control (no differential sense); 0.6–3.5-V VOUT range; 4.5–18-V PVIN. | Lacks RSP/RSN inputs - unsuitable for long-trace or high-accuracy remote sensing; lower max output voltage limits use in 5-V rails. | Select when differential sensing is unnecessary and cost sensitivity outweighs ±0.5% accuracy requirement. |
| MP2964GQKT | Monolithic 25-A buck with PMBus interface, 0.5–5.5-V VOUT, but 4×4 mm QFN-24 package; no integrated differential amplifier; relies on external ADC for remote sense. | Requires external I²C host and firmware integration; lacks hiccup-mode OVP; higher RDS(on) (5.2/2.8 mΩ) increases conduction loss at 25 A. | Choose only if digital telemetry, margining, and fault logging are mandatory and board space permits larger external components. |
Compared with TPS548B22, TPS546B24A trades differential sensing and wider VOUT range for simpler control and lower BOM count, while MP2964GQKT adds digital control at the expense of analog accuracy, thermal performance, and pin-level protection granularity - making TPS548B22 optimal for high-reliability, high-accuracy analog point-of-load designs.
Availability
TPS548B22 is available at Aetrix Electronics and suitable for enterprise storage, 5G infrastructure, and industrial automation applications requiring stable component supply, long-term lifecycle support, and RoHS-exempt packaging compliance.
Supply support for TPS548B22 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion.
The TPS548B22 belongs to TI's SWIFT™ family of high-current synchronous buck converters, engineered specifically for demanding point-of-load applications in servers, networking gear, and AI hardware where thermal density, accuracy, and transient response are critical.
FAQ
What is the maximum supported output voltage for TPS548B22?
The TPS548B22 supports an output voltage range of 0.6 V to 5.5 V. This is achieved either through the VSEL pin (0.6–1.2 V in 50-mV steps) or external resistor divider feedback (up to 5.5 V). The device's internal reference is 0.9 V with ±0.5% tolerance over –40°C to +125°C, ensuring tight regulation across its full output range. Operation beyond 5.5 V is not supported and may damage the IC.
Does TPS548B22 require external compensation components?
No, the TPS548B22 does not require external compensation components. Its D-CAP3™ control architecture uses emulated current information and adaptive on-time modulation to maintain stability with all-ceramic output capacitors - including small MLCCs - eliminating the need for traditional Type-II or Type-III compensation networks. This reduces BOM count, simplifies layout, and improves reliability in space-constrained designs.
How is overcurrent protection configured on TPS548B22?
Overcurrent protection on the TPS548B22 is configured via the ILIM pin, which accepts a resistor to ground to set the positive and negative valley current limit. For example, a 51.1-kΩ resistor sets ±25 A with ±15% tolerance. The protection uses temperature-compensated RDS(on) sensing (1200 ppm/°C slope) and operates in cycle-by-cycle mode, latching off the high-side FET and activating the low-side FET upon violation. Response time is under 1 µs for OVP events.
Can TPS548B22 operate with PVIN and VDD supplied from the same source?
Yes, the TPS548B22 can operate with PVIN and VDD supplied from the same source, provided the shared rail meets both specifications: 1.5–18 V for PVIN and 4.5–22 V for VDD. The EN_UVLO pin allows precise programming of the combined UVLO threshold (e.g., 1.6 V typical) using an external resistor divider, ensuring controlled startup sequencing. However, separate VDD bias is recommended for improved noise immunity and robustness during PVIN transients.
What thermal performance can be expected from TPS548B22 in a typical 4-layer PCB layout?
In a standard 4-layer PCB with 2 oz copper, 1-in² thermal pad exposure, and 100 LFM airflow, the TPS548B22 achieves ≤65°C junction rise at 25 A (VIN=12 V, VOUT=1 V), per TI's SLUUBI9 EVM validation. Its RθJB of 3.6°C/W and exposed thermal pad enable efficient heat transfer to the board. Without forced airflow, natural convection sustains 20 A at 60°C ambient - verified in Figure 9–12 of the SLUSCE4A datasheet.
TPS548B22RVFT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™, D-CAP3™, Eco-Mode™
- Package/Case:
- 40-PowerLFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 25A
- Frequency - Switching:
- Selectable
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LQFN-CLIP (7x5)
TPS548B22RVFT FAQ
1.How can I place an order for TPS548B22RVFT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS548B22RVFT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS548B22RVFT reliable?
The price and inventory of TPS548B22RVFT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS548B22RVFT is usually 5 days.
3.What payment methods are accepted for TPS548B22RVFT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS548B22RVFT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS548B22RVFT?
TPS548B22RVFT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS548B22RVFT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS548B22RVFT?
For technical support, including TPS548B22RVFT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS548B22RVFT requirements.
6.How does Aetrix verify that TPS548B22RVFT is sourced from the original manufacturer or authorized distributors?
All TPS548B22RVFT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS548B22RVFT meets industry standards.
7.What is the process for return or replacement of TPS548B22RVFT?
All TPS548B22RVFT units undergo pre-shipment inspection (PSI). If there is an issue with TPS548B22RVFT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS548B22RVFT part is unused and in its original packaging.
Return procedure for TPS548B22RVFT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS548B22RVFT Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

