Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Texas Instruments TPS54910PWPG4

Name: TPS54910PWPG4
Brand: Texas Instruments
SKU: TPS54910PWPG4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TPS54910PWPG4

Manufacturer:: Texas Instruments

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 28-PowerTSSOP (0.173", 4.40mm Width)

Datasheet:: TPS54910PWPG4.pdf

Description:: IC REG BUCK ADJ 9A 28HTSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,462

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TPS54910PWPG4 from Texas Instruments is a 3-V to 4-V input, 9-A synchronous buck PWM converter with integrated high- and low-side MOSFETs (15 mΩ r_DS(on)), adjustable 0.9-V to 2.5-V output, externally compensated error amplifier (1% V_ref = 0.891 V), and selectable switching frequency (350/550 kHz fixed or 280–700 kHz adjustable). It delivers point-of-load regulation for FPGAs and DSPs in space-constrained telecom and computing systems.

For engineers reviewing the TPS54910PWPG4 datasheet, TPS54910PWPG4 pinout, TPS54910PWPG4 application, or TPS54910PWPG4 equivalent, key selection criteria include thermal performance in the 28-pin HTSSOP PowerPAD™ package, fast transient response enabled by wide-bandwidth error amplifier (3–5 MHz GBW), peak-current limiting (11–15 A), and power-good signaling for supply sequencing in multi-rail embedded systems.

Technical Context

The TPS54910PWPG4 implements a voltage-mode synchronous buck architecture with an internally compensated oscillator, adaptive dead-time control, and leading-edge blanking (100 ns) for robust current-limit detection. Its error amplifier features 90–110 dB open-loop gain and supports Type-2/Type-3 external compensation networks for stability across diverse L-C filter combinations.

UVLO (2.95 V start / 2.80 V stop with 0.16 V hysteresis), internal/external slow-start (3.35 ms typical), and thermal shutdown (135–165 °C trip) operate independently of control loop dynamics. The VBIAS regulator (2.70–2.90 V output) powers internal circuitry and supports external biasing, while the PWRGD open-drain output asserts high when VSENSE ≥ 90% V_ref.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	3.0 V to 4.0 V - Supports 3.3-V distributed rail with 0.3-V headroom margin before UVLO activation.
Continuous Output Current	9 A - Sustained delivery under full thermal load with proper PCB copper area and via count per TI layout guidelines.
Output Voltage Range	0.9 V to 2.5 V - Programmable via resistor divider; 1% reference accuracy enables tight regulation for core logic supplies.
Switching Frequency	350 kHz / 550 kHz fixed or 280–700 kHz adjustable - Configurable via SYNC pin state or RT-to-AGND resistor (68–180 kΩ).
Power MOSFET r_DS(on)	15 mΩ (high-side & low-side at V_IN = 3.6 V) - Enables >90% efficiency at 9 A with minimal conduction loss and heatsink-free operation.
Thermal Shutdown Threshold	135–165 °C - Protects against sustained overload or inadequate board-level cooling; 10 °C hysteresis prevents oscillation.
Quiescent Current	14–23 mA (at 550 kHz) - Optimized for high-efficiency operation without sacrificing light-load regulation performance.

Pinout & Package

The TPS54910PWPG4 is housed in a thermally enhanced 28-pin HTSSOP (PWP) PowerPAD™ package (6.4 mm × 9.7 mm), featuring an exposed thermal pad soldered to AGND for efficient junction-to-board heat transfer. Thermal vias (8× Ø0.013", 4× Ø0.018") are required beneath the PowerPAD per TI's recommended land pattern.

Pin/Terminal	Circuit Role	Design Meaning
AGND (Pin 1)	Analog ground reference	Return path for COMP, VSENSE, SS/ENA, SYNC, RT, and VBIAS; must connect to isolated analog ground trace, not PGND.
VIN (Pins 20–24)	Main power input	Supplies both power MOSFETs and internal bias regulator; requires local 10-µF ceramic bypass to PGND with minimal loop area.
PH (Pins 6–14)	Phase node	Switching node connecting internal high-/low-side FETs to output inductor; must be routed short and wide to minimize EMI and ringing.
PGND (Pins 15–19)	Power ground return	High-current return for low-side FET and input/output capacitors; connects to large copper pour tied to input/output capacitor negatives.
BOOT (Pin 5)	Bootstrap supply	Drives high-side gate via 0.022–0.1-µF ceramic capacitor to PH; placement must minimize trace inductance for reliable high-side turn-on.
VSENSE (Pin 2)	Error amplifier inverting input	Monitors output voltage via resistor divider; high-impedance input (60–250 nA bias) enables precision feedback without loading.
COMP (Pin 3)	Error amplifier output	Drives external Type-2/Type-3 compensation network to VSENSE; slew rate (1.0–1.4 V/µs) supports fast transient recovery.
PWRGD (Pin 4)	Power-good status	Open-drain output asserting high when VSENSE ≥ 90% V_ref; used for processor reset, fault signaling, and supply sequencing.
SS/ENA (Pin 26)	Enable/slow-start control	Logic-enable threshold (0.82–1.4 V); external capacitor extends soft-start time linearly (≈0.7 V / 5 µA per µF).
RT (Pin 28)	Frequency setting	Resistor-to-AGND sets switching frequency (280–700 kHz); floating selects default 350 kHz mode.

Key Features

Feature	Design Value
Integrated 15-mΩ MOSFETs	Eliminates external power stage components, reduces board area by >40% vs discrete solutions, and enables single-layer thermal management via PowerPAD™.
Externally compensated error amplifier	Supports flexible L-C filter selection (including low-ESR ceramics) and achieves <10-µs transient recovery with Type-3 compensation.
Adjustable 280–700 kHz switching frequency	Enables optimization between efficiency (lower f_SW) and size (higher f_SW); RT resistor tolerance directly impacts frequency accuracy (±10% over temp).
Power-good (PWRGD) open-drain output	Provides system-level fault indication and sequencing control without external monitoring circuitry; compatible with 3.3-V and 5-V logic interfaces.
Thermally enhanced PowerPAD™ package	Achieves 14.4°C/W θ_JA with soldered thermal pad, enabling 9-A operation at 70°C ambient without heatsinks on standard 4-layer PCBs.

Applications

Telecom Point-of-Load Regulation	FPGA Core Supply
Use Scenario: Regulating 1.8 V or 2.5 V from a 3.3-V backplane in optical line cards and baseband processing units. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering up to 9 A with fast load-step response (<5 µs) to handle FPGA dynamic current bursts. Use Value: Integrated MOSFETs and PowerPAD™ eliminate discrete power stage layout complexity and reduce thermal design iterations by 30%.	Use Scenario: Providing tightly regulated core voltage (0.9–1.2 V) to high-performance Xilinx or Intel FPGAs in industrial controllers. IC Role / Device Role / Timing Role: Adjustable-output buck converter with 1% reference accuracy and programmable soft-start for safe FPGA configuration sequencing. Use Value: External compensation allows tuning loop bandwidth to match FPGA load transient profile, reducing output voltage deviation to <±15 mV.
Networking ASIC Power	Notebook PC I/O Rail
Use Scenario: Supplying 1.2 V or 1.5 V to multi-core networking ASICs in 10G Ethernet switches and packet processors. IC Role / Device Role / Timing Role: High-current DC/DC converter with thermal shutdown and overcurrent protection to maintain reliability during burst traffic loads. Use Value: 15-mΩ MOSFETs and optimized PCB layout achieve >92% efficiency at 9 A, lowering system power dissipation by 2.1 W vs comparable controllers.	Use Scenario: Generating 2.5-V or 3.3-V auxiliary rails for USB controllers, audio codecs, and display interfaces in thin-and-light notebooks. IC Role / Device Role / Timing Role: Compact, thermally efficient buck regulator operating from shared 3.3-V intermediate bus with minimal footprint. Use Value: 6.4 mm × 9.7 mm PWP package fits within tight height constraints (<1.2 mm profile), and PowerPAD™ simplifies thermal relief under EMI shields.

Telecom Point-of-Load Regulation

FPGA Core Supply

Use Scenario: Regulating 1.8 V or 2.5 V from a 3.3-V backplane in optical line cards and baseband processing units.

IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering up to 9 A with fast load-step response (<5 µs) to handle FPGA dynamic current bursts.

Use Value: Integrated MOSFETs and PowerPAD™ eliminate discrete power stage layout complexity and reduce thermal design iterations by 30%.

Use Scenario: Providing tightly regulated core voltage (0.9–1.2 V) to high-performance Xilinx or Intel FPGAs in industrial controllers.

IC Role / Device Role / Timing Role: Adjustable-output buck converter with 1% reference accuracy and programmable soft-start for safe FPGA configuration sequencing.

Use Value: External compensation allows tuning loop bandwidth to match FPGA load transient profile, reducing output voltage deviation to <±15 mV.

Networking ASIC Power

Notebook PC I/O Rail

Use Scenario: Supplying 1.2 V or 1.5 V to multi-core networking ASICs in 10G Ethernet switches and packet processors.

IC Role / Device Role / Timing Role: High-current DC/DC converter with thermal shutdown and overcurrent protection to maintain reliability during burst traffic loads.

Use Value: 15-mΩ MOSFETs and optimized PCB layout achieve >92% efficiency at 9 A, lowering system power dissipation by 2.1 W vs comparable controllers.

Use Scenario: Generating 2.5-V or 3.3-V auxiliary rails for USB controllers, audio codecs, and display interfaces in thin-and-light notebooks.

IC Role / Device Role / Timing Role: Compact, thermally efficient buck regulator operating from shared 3.3-V intermediate bus with minimal footprint.

Use Value: 6.4 mm × 9.7 mm PWP package fits within tight height constraints (<1.2 mm profile), and PowerPAD™ simplifies thermal relief under EMI shields.

Equivalent & Alternatives

The following parts are listed as comparable options for similar synchronous buck regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS54821RHLR	Higher 12-A rating, 20-mΩ MOSFETs, fixed 600-kHz f_SW, same PWP package but no RT pin for frequency adjustment.	Better suited for higher-current ASICs where 9-A margin is insufficient; lacks adjustable frequency for EMI tuning.	Select TPS54821RHLR only if >9-A continuous output is required and fixed-frequency operation is acceptable.
LM27402SDX/NOPB	External MOSFET controller (no integrated FETs), 3–28-V input, 200-kHz–1.2-MHz f_SW, SOIC-8 package.	Requires external power stage but offers wider input range and higher frequency flexibility; lower integration increases BOM count and layout effort.	Choose LM27402SDX/NOPB when input voltage exceeds 4 V or when discrete FET selection is needed for specialized thermal or efficiency targets.

Compared with TPS54910PWPG4, the TPS54821RHLR provides higher current headroom but sacrifices frequency adjustability, while the LM27402SDX/NOPB trades integration for input voltage flexibility and external FET optimization-neither offers identical combination of 3–4-V input support, 9-A capability, adjustable frequency, and PowerPAD™ thermal performance.

Availability

TPS54910PWPG4 is available at Aetrix Electronics and suitable for telecom infrastructure, FPGA power delivery, and notebook I/O rail applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.

Supply support for TPS54910PWPG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and SWIFT™ technology.

The TPS54910PWPG4 belongs to TI's SWIFT™ family of integrated synchronous buck regulators, designed specifically for low-input-voltage, high-output-current point-of-load applications in space- and thermally constrained systems like networking equipment and portable computing.

FAQ

What is the maximum continuous output current supported by the TPS54910PWPG4?

The TPS54910PWPG4 delivers up to 9 A continuously under recommended thermal conditions: 4-layer PCB with 3" × 3" 1-oz copper analog ground plane, 12 thermal vias under the PowerPAD™, and ambient temperature ≤70°C. At 85°C ambient, derating to ~6.5 A is required per TI's dissipation ratings.

How does the TPS54910PWPG4 implement thermal protection?

The TPS54910PWPG4 integrates a thermal shutdown circuit with a trip point of 135–165°C and 10°C hysteresis. When junction temperature exceeds the threshold, the device disables switching and holds PH low until temperature falls below the hysteresis limit. This protects against sustained overload or inadequate PCB cooling without requiring external sensors.

Can the TPS54910PWPG4 operate with an input voltage below 3.0 V?

No-the TPS54910PWPG4 has an absolute minimum input voltage of 3.0 V per recommended operating conditions, and its UVLO circuit prevents startup until VIN reaches 2.95 V. Operation below 3.0 V risks malfunction or failure to regulate; it is not rated for 2.5-V or 1.8-V input rails.

What is the role of the VBIAS pin on the TPS54910PWPG4?

The VBIAS pin on the TPS54910PWPG4 outputs a regulated 2.70–2.90 V supply for internal analog and digital blocks. It must be bypassed with a 0.1–1.0-µF X5R/X7R ceramic capacitor to AGND. While external loads are permitted, VBIAS must remain ≥2.70 V, and noisy external circuits may degrade TPS54910PWPG4 regulation accuracy.

Does the TPS54910PWPG4 support external synchronization of its switching frequency?

Yes-the TPS54910PWPG4 supports external synchronization over 330–700 kHz via the SYNC pin. A synchronization signal is applied to SYNC while an RT resistor sets the free-running frequency to ≈80% of the sync frequency. This enables EMI reduction through frequency dithering or alignment with system clocks.

TPS54910PWPG4 Specifications

Product attributes: Attribute value

Manufacturer:: Texas Instruments

Series:: SWIFT™

Package/Case:: 28-PowerTSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Last Time Buy

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Adjustable

Number of Outputs:: 1

Voltage - Input (Min):: 3V

Voltage - Input (Max):: 4V

Voltage - Output (Min/Fixed):: 0.891V

Voltage - Output (Max):: 2.5V

Current - Output:: 9A

Frequency - Switching:: 350kHz, 550kHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 28-HTSSOP

TPS54910PWPG4 FAQ

1.How can I place an order for TPS54910PWPG4 through Aetrix?

Please submit a Request for Quotation (RFQ) for TPS54910PWPG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TPS54910PWPG4 reliable?

The price and inventory of TPS54910PWPG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54910PWPG4 is usually 5 days.

3.What payment methods are accepted for TPS54910PWPG4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54910PWPG4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TPS54910PWPG4?

TPS54910PWPG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TPS54910PWPG4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TPS54910PWPG4?

For technical support, including TPS54910PWPG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54910PWPG4 requirements.

6.How does Aetrix verify that TPS54910PWPG4 is sourced from the original manufacturer or authorized distributors?

All TPS54910PWPG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54910PWPG4 meets industry standards.

7.What is the process for return or replacement of TPS54910PWPG4?

All TPS54910PWPG4 units undergo pre-shipment inspection (PSI). If there is an issue with TPS54910PWPG4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TPS54910PWPG4 part is unused and in its original packaging.

Return procedure for TPS54910PWPG4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…