My Inquiry
My Account
Texas Instruments TPS54972PWP
- Part No.:
- TPS54972PWP
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Regulators
- Package:
- 28-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54972PWP.pdf
- Description:
- IC REG CONV DDR 1OUT 28HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,861
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54972PWP from Texas Instruments is a 9-A synchronous buck PWM switcher with integrated high- and low-side MOSFETs, designed for DDR memory termination and active GTL/SSTL logic family termination. It operates from 3.0 V to 4.0 V input, delivers up to 9 A continuous output (source/sink), supports external reference tracking from 0.2 V to 1.75 V, and features adjustable switching frequency from 280 kHz to 700 kHz.
For engineers reviewing the TPS54972PWP datasheet, TPS54972PWP pinout, TPS54972PWP application, or TPS54972PWP equivalent, key selection considerations include its 28-pin HTSSOP PowerPAD™ package, internal 15-mΩ MOSFETs, integrated slow-start and thermal shutdown, voltage tracking capability, and suitability for precision point-of-load power in high-speed digital systems.
Technical Context
The TPS54972PWP implements a synchronous buck topology with adaptive dead-time control to prevent shoot-through, using integrated N-channel MOSFETs with matched rDS(on) (14–30 mΩ). Its error amplifier provides 90–110 dB open-loop gain and 3–5 MHz unity-gain bandwidth, enabling stable loop compensation across wide load and line variations.
It supports both fixed-frequency (350 kHz) and externally adjustable operation via RT pin, with oscillator ramp valley at 0.75 V and peak-to-peak amplitude of 1 V. The device integrates UVLO (start at 2.95 V), enable logic with 0.82–1.40 V threshold, and status output indicating valid regulation and bias conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | 9 A continuous source/sink - enables full DDR termination compliance without external current boosting |
| Input voltage range | 3.0 V to 4.0 V - matches DDR VDDQ supply rails and eliminates need for pre-regulation |
| Switching frequency | Fixed 350 kHz or adjustable 280–700 kHz - allows optimization of efficiency vs. size trade-off in compact layouts |
| MOSFET rDS(on) | 14–30 mΩ (VI = 3.0–3.6 V) - reduces conduction loss and thermal stress at 9 A output |
| Tracking range | 6% to 90% of VI - supports precise VTT = ½ VDDQ tracking over full input variation |
| Thermal shutdown | 135–165 °C trip point - protects against sustained overload in thermally constrained PCBs |
| Quiescent current | 11–23.5 mA (fs = 350–500 kHz) - maintains low standby loss during light-load operation |
Pinout & Package
The TPS54972PWP is housed in a 28-pin HTSSOP (PWP) PowerPAD™ package measuring 6.4 mm × 9.7 mm, with an exposed thermal pad on the underside for direct PCB soldering to enhance thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AGND (Pin 1) | Analog ground reference | Return path for compensation network, REFIN, VBIAS capacitor, and RT resistor; must be isolated from PGND except at single-point connection |
| VSENSE (Pin 2) | Error amplifier inverting input | Connects to output voltage divider; senses regulated output for closed-loop control |
| COMP (Pin 3) | Error amplifier output | Drives external type-3 compensation network between COMP and VSENSE to stabilize loop dynamics |
| STATUS (Pin 4) | Open-drain power-good indicator | Asserts low when VIN < UVLO, VBIAS not settled, or thermal shutdown active; requires pull-up for logic-level interface |
| BOOT (Pin 5) | Bootstrap driver supply | Connects to PH node via 0.022–0.1 µF ceramic capacitor to generate floating gate drive for high-side MOSFET |
| PH (Pins 6–14) | Phase node | High-current switching node connecting internal FETs to external output inductor; must be routed with minimal loop area |
| RT (Pin 28) | Oscillator frequency set | Resistor to AGND sets switching frequency from 280–700 kHz; floating defaults to 350 kHz |
| ENA (Pin 27) | Enable control input | Logic-high (>1.20 V) enables operation; logic-low (<0.82 V) disables with <1.4 mA quiescent current |
| REFIN (Pin 26) | External tracking reference | High-impedance input accepting 0.2–1.75 V reference (e.g., half VDDQ); overrides internal bandgap when active |
| VBIAS (Pin 25) | Internal bias regulator output | Supplies 2.70–2.90 V to internal circuitry; requires 0.1–1.0 µF ceramic bypass to AGND |
| VIN (Pins 20–24) | Main power input | Supplies MOSFET switches and internal LDO; requires local 10 µF ceramic bypass to PGND |
| PGND (Pins 15–19) | Power ground return | High-current return for low-side FET and input/output capacitors; connects to large copper pour separate from AGND |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 15-mΩ MOSFETs | Eliminates external power stage components, reducing BOM count and layout area while maintaining >90% efficiency at 9 A |
| External reference tracking | Enables precise VTT = ½ VDDQ generation for DDR memory interfaces without external DAC or op-amp circuitry |
| Adjustable 280–700 kHz switching | Allows selection of optimal frequency to balance inductor size, capacitor ESR, and efficiency in space-constrained designs |
| Thermal shutdown + current limit | Provides dual-layer protection: cycle-by-cycle peak current limiting (11–15 A) plus junction temperature cutoff (135–165 °C) |
| PowerPAD™ thermal package | 28-pin HTSSOP with exposed copper pad enables direct PCB heat sinking, supporting 9 A continuous operation without heatsink |
Applications
| DDR Memory Termination Voltage | Active Termination of GTL/SSTL Logic |
|---|---|
Use Scenario: Providing precise, dynamically tracked termination voltage (VTT) for DDR2/DDR3 memory buses operating at 1.25 V nominal with ±1% regulation. IC Role / Device Role / Timing Role: Synchronous buck regulator sourcing/sinking up to 9 A while tracking half the VDDQ rail in real time. Use Value: Maintains signal integrity across high-speed DDR data lines by eliminating reflection-induced jitter through accurate VTT regulation under fast load transients. | Use Scenario: Supplying actively controlled termination for GTL+ and SSTL_18 logic families in high-speed backplane and FPGA I/O interfaces. IC Role / Device Role / Timing Role: Precision point-of-load regulator delivering stable 1.2–1.5 V termination with sub-100 µs transient response. Use Value: Enables clean logic-level transitions and reduced EMI by matching termination impedance to transmission line characteristics under varying bus activity. |
| DAC-Controlled High-Current Output Stage | Precision Point-of-Load Power Supply |
Use Scenario: Generating programmable termination or bias voltages in test equipment and reconfigurable logic systems using external DAC feedback. IC Role / Device Role / Timing Role: Tracking regulator accepting analog reference input (0.2–1.75 V) to set output voltage with 6–90% of input range. Use Value: Replaces discrete op-amp/DAC/current-source circuits with single-chip solution, reducing component count and improving thermal stability. | Use Scenario: Delivering tightly regulated 1.25 V at up to 9 A to ASICs, DSPs, or FPGA core supplies requiring low noise and fast transient recovery. IC Role / Device Role / Timing Role: High-performance synchronous buck converter with 3–5 MHz error amplifier bandwidth and adaptive dead-time control. Use Value: Achieves <1% load regulation and <0.04%/V line regulation, minimizing voltage droop during burst-mode processor loads. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54672PWP | 6-A output rating, identical pinout and feature set except lower current capability and higher rDS(on) (18–35 mΩ) | Suitable for lower-current DDR or SSTL applications where 6 A suffices and thermal margin is less constrained | Select when full 9-A capability is unnecessary and cost reduction is prioritized over peak performance headroom |
| TPS54872PWP | 8-A output, same package and control architecture but optimized for higher efficiency at mid-load with 12–25 mΩ MOSFETs | Better suited for mixed-signal SoCs requiring tighter load regulation and lower quiescent current (10–18 mA) | Prefer when balancing 8-A capability with improved light-load efficiency and reduced thermal footprint |
Compared with TPS54672PWP and TPS54872PWP, the TPS54972PWP delivers highest continuous current (9 A), lowest on-resistance (14–30 mΩ), and widest tracking range (6–90% VI), making it the only choice for full-spec DDR termination under worst-case thermal conditions.
Availability
TPS54972PWP is available at Aetrix Electronics and suitable for DDR memory termination, high-speed logic family termination, and precision point-of-load power supply applications requiring stable component supply and long-term design continuity.
Supply support for TPS54972PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion.
The TPS54972PWP belongs to TI's SWIFT™ family of synchronous buck regulators, engineered specifically for high-current, low-voltage tracking applications in DDR memory subsystems and high-speed digital logic interfaces.
FAQ
What is the maximum continuous output current supported by the TPS54972PWP?
The TPS54972PWP supports 9 A continuous output current in both sourcing and sinking modes. This rating is validated under recommended PCB layout conditions with proper thermal vias and PowerPAD™ soldering. At 125 °C junction temperature and 700 kHz switching, derating applies per the dissipation ratings table-maximum power dissipation is 2.77 W at 85 °C ambient with soldered PowerPAD™.
Does the TPS54972PWP require external MOSFETs for operation?
No, the TPS54972PWP integrates both high-side and low-side N-channel MOSFETs with typical rDS(on) of 14–30 mΩ. No external power switches are needed-only external passive components (inductor, input/output capacitors, compensation network, BOOT capacitor, and optional RT resistor) are required for full functionality.
How does the TPS54972PWP achieve VTT = ½ VDDQ tracking?
The TPS54972PWP achieves VTT = ½ VDDQ tracking via its REFIN pin, which accepts an externally supplied reference voltage (0.2–1.75 V). When VDDQ is 2.5 V, applying 1.25 V to REFIN configures the regulator to maintain VTT at exactly half that value. The internal error amplifier compares VSENSE to REFIN, enabling tight tracking even during rapid VDDQ transients.
What is the purpose of the AGND and PGND separation in the TPS54972PWP layout?
The TPS54972PWP separates AGND (Pin 1) and PGND (Pins 15–19) to isolate noise-sensitive analog circuitry (error amplifier, REF, COMP) from high-current power paths. Connecting AGND to a quiet analog ground plane and PGND to high-current return paths prevents ground bounce from degrading regulation accuracy-especially critical at 9 A and fast load steps.
Can the TPS54972PWP operate without connecting the RT pin?
Yes, leaving the RT pin floating configures the TPS54972PWP to operate at its internally set switching frequency of 350 kHz. This simplifies design when fixed frequency suffices. For adjustable operation (280–700 kHz), connect a resistor from RT to AGND; values from 68 kΩ to 180 kΩ yield corresponding frequencies per the datasheet equation.
TPS54972PWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 28-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Applications:
- Converter, DDR
- Voltage - Input:
- 4V ~ 6V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.2V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-HTSSOP
TPS54972PWP FAQ
1.How can I place an order for TPS54972PWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54972PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54972PWP reliable?
The price and inventory of TPS54972PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54972PWP is usually 5 days.
3.What payment methods are accepted for TPS54972PWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54972PWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54972PWP?
TPS54972PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54972PWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54972PWP?
For technical support, including TPS54972PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54972PWP requirements.
6.How does Aetrix verify that TPS54972PWP is sourced from the original manufacturer or authorized distributors?
All TPS54972PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54972PWP meets industry standards.
7.What is the process for return or replacement of TPS54972PWP?
All TPS54972PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS54972PWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54972PWP part is unused and in its original packaging.
Return procedure for TPS54972PWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54972PWP Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
