My Inquiry
My Account
Texas Instruments TPS54972PWPR
- Part No.:
- TPS54972PWPR
- Manufacturer:
- Texas Instruments
- Category:
- Special Purpose Regulators
- Package:
- 28-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS54972PWPR.pdf
- Description:
- IC REG CONV DDR 1OUT 28HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,828
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54972PWPR from Texas Instruments is a 9-A synchronous buck PWM switcher with integrated high- and low-side MOSFETs, designed for DDR memory termination and active GTL/SSTL logic family termination. It operates from 3.0 V to 4.0 V input, delivers up to 9 A continuous output (source/sink), supports adjustable switching frequency from 280 kHz to 700 kHz, and features internal 15-mΩ MOSFETs with thermal shutdown and peak current limiting.
For engineers reviewing the TPS54972PWPR datasheet, TPS54972PWPR pinout, TPS54972PWPR application, or TPS54972PWPR equivalent, this device is selected for precision point-of-load regulation in high-speed digital systems requiring tight tracking (6–90% VI range), fast transient response, and thermally robust 28-pin HTSSOP PowerPAD™ packaging.
Technical Context
The TPS54972PWPR integrates a high-performance voltage error amplifier (90–110 dB open-loop gain, 3–5 MHz unity-gain bandwidth) and adaptive dead-time control to prevent shoot-through in its dual N-channel MOSFET power stage. Its PWM comparator features 70–85 ns propagation delay and supports both fixed (350 kHz) and externally resistor-programmed (280–700 kHz) oscillation.
It implements tracking regulation via the REFIN pin (0.2 V–1.75 V range), enabling precise VTT = ½VDDQ generation, and includes dedicated AGND/PGND separation, BOOT capacitor management, and internal slow-start (2.6–4.1 ms) to limit in-rush current during power-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 9 A continuous source/sink - enables full DDR termination compliance without external current boosting. |
| Input Voltage Range | 3.0 V to 4.0 V - matches standard DDR I/O supply rails (e.g., 3.3 V ±10%) and avoids under-voltage lockout below 2.95 V. |
| Switching Frequency | 280–700 kHz (adjustable via RT resistor) - allows optimization of efficiency vs. size trade-off for 0.65 µH inductors and ceramic output filters. |
| MOSFET rDS(on) | 14–15 mΩ (high-side), matched low-side - ensures >90% efficiency at 9 A with minimal conduction loss and thermal rise. |
| Tracking Range | 6% to 90% of VI - supports dynamic VTT scaling across DDR generations (e.g., 1.25 V from 3.3 V VDDQ). |
| Thermal Shutdown | 135–165 °C trip point with 10 °C hysteresis - protects against sustained overload in compact 6.4 mm × 9.7 mm PWP package. |
| Quiescent Current | 11–23.5 mA (depending on fs) - maintains low standby power during light-load operation in memory subsystems. |
Pinout & Package
TPS54972PWPR is housed in a 28-pin HTSSOP (PWP) PowerPAD™ package measuring 6.4 mm × 9.7 mm, featuring an exposed thermal pad for direct PCB copper connection to enhance heat dissipation. The package requires soldering the PowerPAD to a dedicated analog ground plane with ≥8 thermal vias (0.013″ diameter) for full 9-A operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 20–24) | Power input supply | Accepts 3.0–4.0 V input; must be bypassed with 10 µF ceramic capacitors close to PGND pins to suppress high-frequency ripple. |
| PH (Pins 6–14) | Phase node | Switching node connecting internal high-/low-side FETs to output inductor; requires minimal trace area to reduce EMI and ringing. |
| BOOT (Pin 5) | Bootstrap driver supply | Drives high-side gate via external 0.022–0.1 µF ceramic capacitor tied between BOOT and PH; critical for efficient high-side turn-on. |
| VSENSE (Pin 2) | Error amplifier inverting input | Monitors regulated output via resistor divider; sets feedback loop gain and stability with COMP network components. |
| REFIN (Pin 26) | External reference input | Accepts 0.2–1.75 V tracking voltage (e.g., half VDDQ); overrides internal reference to enable precise DDR termination voltage generation. |
| AGND (Pin 1) | Analog ground reference | Return for compensation network, RT, VBIAS cap, and STATUS; must be isolated from PGND except at single-point connection. |
| PGND (Pins 15–19) | Power ground return | High-current return path for low-side FET and input/output capacitors; connects directly to PCB power ground planes. |
| STATUS (Pin 4) | Open-drain power-good indicator | Asserts low if VIN < UVLO, VBIAS not settled, or thermal shutdown active; used for system-level power sequencing validation. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 15-mΩ MOSFETs | Eliminates need for external power stage, reduces BOM count, and enables compact 28-pin PWP layout with no heatsink required. |
| Adjustable 280–700 kHz switching | Permits selection of optimal frequency for EMI compliance and inductor/capacitor sizing-e.g., 700 kHz enables ≤1 µH inductors. |
| Dual ground architecture (AGND/PGND) | Minimizes noise coupling between sensitive analog control circuitry and high-current power paths, preserving regulation accuracy at 9 A. |
| Internal slow-start (2.6–4.1 ms) | Controls output ramp rate to limit in-rush current into DDR termination networks, preventing supply droop and bus contention. |
| Tracking regulation (6–90% VI) | Directly generates VTT = ½VDDQ from a single input rail without external DAC or op-amp, simplifying DDR2/DDR3 memory interface design. |
Applications
| DDR Memory Termination Voltage | Active Termination of GTL/SSTL Logic |
|---|---|
Use Scenario: Providing stable, low-noise VTT termination for DDR2/DDR3 memory buses operating at 1.25 V (½ of 2.5 V/2.6 V VDDQ). IC Role / Device Role / Timing Role: Precision point-of-load regulator sourcing/sinking up to ±9 A dynamically to maintain termination impedance during data transitions. Use Value: Enables compliant DDR timing margins by delivering fast transient response (<2.5 µs recovery) and <50 mV output ripple at full load. |
Use Scenario: Supplying actively controlled termination voltage for high-speed GTL+ and SSTL-2 logic families in server backplanes and FPGA I/O banks. IC Role / Device Role / Timing Role: Tracking regulator synchronized to VDDQ rail to maintain signal integrity across wide temperature and load variations. Use Value: Maintains <±0.5% line/load regulation over –40°C to 125°C, ensuring consistent logic threshold referencing and reduced bit-error rates. |
| DAC-Controlled High-Current Output Stage | Precision Point-of-Load Power Supply |
Use Scenario: Generating programmable termination voltages in test equipment or reconfigurable logic systems using DAC-driven REFIN input. IC Role / Device Role / Timing Role: Analog-controlled buck converter accepting 0.2–1.75 V reference to set output from 0.6 V to 3.6 V (6–90% VI). Use Value: Replaces discrete op-amp + pass transistor solutions with single-chip integration, reducing board area and improving thermal performance. |
Use Scenario: Delivering tightly regulated 1.25 V at up to 9 A to ASIC/FPGA core logic blocks where PSRR and transient response are critical. IC Role / Device Role / Timing Role: High-bandwidth synchronous buck regulator with 3–5 MHz error amplifier GBW for closed-loop bandwidth >70 kHz. Use Value: Achieves <1% load regulation (0–9 A) and <0.04%/V line regulation, minimizing voltage deviation during burst-mode processing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54672PWPR | 6-A output rating, identical PWP package and pinout, same 3–4 V input range and REFIN tracking capability. | Suitable for lower-current DDR interfaces (e.g., DDR2 SODIMMs) or partial-bus termination where 9 A is excessive. | Select when thermal budget or cost constraints favor reduced current capability without redesigning layout or compensation. |
| TPS54872PWPR | 8-A output, shares same SWIFT™ architecture and 28-pin PWP footprint but uses different internal current-sense calibration and thermal shutdown threshold (145°C). | Better suited for mixed-termination applications requiring margin between 6.75 A and 9 A, such as multi-rank DDR3 modules. | Choose when needing slightly lower max current than TPS54972PWPR but higher than TPS54672PWPR, with verified compatibility in existing PWP layouts. |
Compared with TPS54672PWPR and TPS54872PWPR, the TPS54972PWPR provides the highest continuous output current (9 A) and lowest MOSFET rDS(on) in the SWIFT™ PWP family, making it the only option capable of full-source/sink DDR termination under worst-case thermal conditions without derating.
Availability
TPS54972PWPR is available at Aetrix Electronics and suitable for DDR memory termination, active GTL/SSTL logic termination, and precision point-of-load power supply applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS54972PWPR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and memory interface solutions.
The TPS54972PWPR belongs to TI's SWIFT™ synchronous buck regulator product line, engineered specifically for high-current, low-voltage tracking applications in DDR memory subsystems and high-speed digital logic termination.
FAQ
What is the maximum continuous output current supported by the TPS54972PWPR?
The TPS54972PWPR supports 9 A continuous output current in both sourcing and sinking modes. This rating is validated under recommended PCB layout conditions-including proper PowerPAD thermal vias, 3-inch × 3-inch 1-oz copper ground plane, and ambient temperatures up to 85°C. At 125°C junction temperature, derating applies per the dissipation ratings table in the datasheet.
Does the TPS54972PWPR require external MOSFETs for operation?
No, the TPS54972PWPR integrates both high-side and low-side N-channel MOSFETs with typical rDS(on) values of 14–15 mΩ. No external power switches are needed-only external passive components (inductor, input/output capacitors, BOOT capacitor, and compensation network) are required to complete the buck regulator design.
How is output voltage tracking implemented on the TPS54972PWPR?
Output voltage tracking is implemented via the REFIN pin, which accepts an external reference voltage from 0.2 V to 1.75 V. When a valid voltage is applied (e.g., half of VDDQ), the TPS54972PWPR regulates its output to match that reference. If REFIN is unconnected or below 0.2 V, the device defaults to internal bandgap regulation.
What package type and thermal considerations apply to the TPS54972PWPR?
The TPS54972PWPR uses a 28-pin HTSSOP PowerPAD™ (PWP) package measuring 6.4 mm × 9.7 mm. Its exposed thermal pad must be soldered to a dedicated AGND copper area with ≥8 thermal vias (0.013″ diameter) inside the pad and 4 additional vias under the package to ensure reliable 9-A operation at TJ ≤ 125°C.
Can the TPS54972PWPR operate with input voltages outside the 3.0 V–4.0 V range?
No-the TPS54972PWPR is specified only for 3.0 V to 4.0 V input operation. Absolute maximum VIN is 4.5 V, and UVLO disables operation below 2.95 V. Operation outside the recommended range risks malfunction, reduced efficiency, or permanent damage. For wider input ranges, consider other SWIFT™ devices like the TPS54372 or TPS54572.
TPS54972PWPR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 28-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Converter, DDR
- Voltage - Input:
- 4V ~ 6V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.2V ~ 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-HTSSOP
TPS54972PWPR FAQ
1.How can I place an order for TPS54972PWPR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54972PWPR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54972PWPR reliable?
The price and inventory of TPS54972PWPR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54972PWPR is usually 5 days.
3.What payment methods are accepted for TPS54972PWPR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54972PWPR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54972PWPR?
TPS54972PWPR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54972PWPR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54972PWPR?
For technical support, including TPS54972PWPR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54972PWPR requirements.
6.How does Aetrix verify that TPS54972PWPR is sourced from the original manufacturer or authorized distributors?
All TPS54972PWPR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54972PWPR meets industry standards.
7.What is the process for return or replacement of TPS54972PWPR?
All TPS54972PWPR units undergo pre-shipment inspection (PSI). If there is an issue with TPS54972PWPR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54972PWPR part is unused and in its original packaging.
Return procedure for TPS54972PWPR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54972PWPR Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
