Texas Instruments TPS549A20RVER
- Part No.:
- TPS549A20RVER
- Manufacturer:
- Texas Instruments
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
TPS549A20RVER.pdf
- Description:
- IC REG BUCK ADJ 15A 28VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:7,187
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS549A20 from Texas Instruments is a 15-A synchronous step-down DC-DC converter with PMBus™ interface, D-CAP3™ control, and integrated 9.9-mΩ high-side / 4.3-mΩ low-side MOSFETs. It operates from 1.5 V to 20 V input (4.5–25 V bias), delivers 0.6–5.5 V output, and supports forced continuous conduction mode (FCCM) for tight regulation in FPGA and DSP power rails.
For engineers reviewing the TPS549A20 datasheet, TPS549A20 pinout, TPS549A20 application, or TPS549A20 equivalent, key selection criteria include its 28-pin VQFN-CLIP package, eight programmable switching frequencies (200–1000 kHz), ±0.5% reference voltage accuracy over –40°C to 85°C, hiccup overcurrent protection, and pre-biased startup capability.
Technical Context
The TPS549A20 implements adaptive on-time D-CAP3™ control using internal ripple generation to eliminate external compensation while enabling fast load-step response. Its control loop integrates emulated current sensing via the FB pin and a programmable ramp generator whose time constant scales with switching frequency to maintain stability across 200–1000 kHz operation.
Power sequencing is managed through PMBus™-configured soft-start (1–8 ms), power-on delay (356 µs–32.86 ms), and PGOOD with ±8% threshold and 1-ms assertion delay. Fault reporting includes overvoltage (116–124% of VOUT), undervoltage (64–71%), thermal shutdown at 140°C, and valley-current-limit protection adjustable via TRIP pin resistor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 15 A continuous; supports high-current POL rails for FPGAs and ASICs without external current sense. |
| Input Voltage Range | 1.5 V to 20 V conversion input; 4.5 V to 25 V bias range for VDD enables wide-system compatibility. |
| Output Voltage Range | 0.6 V to 5.5 V; 600 mV ±0.5% reference enables precise low-voltage core regulation. |
| Switching Frequency | 200 kHz to 1 MHz (8 settings via PMBus); selectable for EMI optimization or efficiency trade-offs. |
| MOSFET RDS(on) | 9.9 mΩ (HS) / 4.3 mΩ (LS); integrated SWIFT™ FETs reduce conduction loss and board area. |
| Control Mode | D-CAP3™ with adaptive on-time; eliminates external compensation and supports all-ceramic output caps. |
| Thermal Performance | θJA = 37.5°C/W; 4.5 mm × 3.5 mm VQFN-CLIP package with thermal pad enables high-power density. |
Pinout & Package
The TPS549A20 is housed in a 4.5 mm × 3.5 mm, 28-pin VQFN-CLIP package with exposed thermal pad for enhanced heat dissipation. Pin numbering follows top-view QFN layout with GND, PGND, and thermal pad connected to system ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW (6,7,8,9) | Switch node | Connects to inductor; carries high di/dt switching current; requires short, low-inductance routing. |
| PGND (10,11,12,13,14,17,22) | Power ground | Return path for low-side MOSFET; must be tied directly to thermal pad and system PGND plane. |
| VIN (15,16,17) | Power input | High-current input for power stage; multiple pins reduce IR drop and improve thermal distribution. |
| FB (23) | Feedback input | Senses output voltage via resistor divider; interfaces with D-CAP3 control loop for regulation. |
| EN (3) | Enable input | Logic-level enable with 1.3–1.5 V threshold; controls startup sequence and power-down behavior. |
| SCL/SDA (28,27) | PMBus interface | Standard I²C-compatible bus for voltage margining, frequency setting, fault logging, and telemetry. |
| TRIP (25) | OCP threshold | Sets valley current limit via external resistor; enables precise overcurrent protection tuning. |
| ALERT (26) | Fault indicator | Open-drain alert signal asserting on PMBus faults, OVP/UVP, or thermal events. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated SWIFT™ MOSFETs | 9.9-mΩ HS / 4.3-mΩ LS FETs enable 15-A output with minimal external components and high efficiency. |
| D-CAP3™ control architecture | Eliminates need for external compensation network while supporting fast transient response and all-ceramic output capacitors. |
| Programmable PMBus™ interface | Enables real-time adjustment of VOUT, soft-start, power-on delay, switching frequency, and fault reporting without hardware changes. |
| Forced CCM (FCCM) mode | Maintains continuous conduction for tight output voltage regulation required by performance DSPs and FPGAs. |
| Hiccup overcurrent protection | Auto-retry fault recovery prevents latch-up during overload, improving system robustness in server and telecom applications. |
| Pre-biased startup | Supports safe startup into pre-charged output rails-critical for hot-swap and multi-rail sequencing in datacenter supplies. |
Applications
| Server Core Voltage Regulation | Telecom Point-of-Load Supply |
|---|---|
Use Scenario: Regulating 1.2 V core supply for high-performance Xeon or AMD EPYC processors in 1U/2U rack servers. IC Role / Device Role / Timing Role: Primary POL converter delivering up to 15 A with <±1% DC regulation and sub-100-µs load-step response. Use Value: D-CAP3™ control and FCCM mode ensure stable voltage under dynamic CPU load bursts without external compensation. | Use Scenario: Powering 3.3 V or 5 V FPGA I/O banks in 40G/100G line cards with strict ripple and sequencing requirements. IC Role / Device Role / Timing Role: High-efficiency buck regulator with PMBus™ telemetry for remote monitoring and margining in NEBS-compliant systems. Use Value: Eight programmable switching frequencies allow EMI spread-spectrum tuning to meet CISPR-32 Class B limits. |
| Industrial PLC CPU Power | Test & Measurement ADC/DAC Bias |
Use Scenario: Providing clean, regulated 1.8 V supply to ARM Cortex-A series CPUs in ruggedized programmable logic controllers. IC Role / Device Role / Timing Role: Synchronous buck converter with hiccup OCP and thermal shutdown for reliable operation in extended temperature environments. Use Value: –40°C to 125°C ambient rating and 140°C thermal shutdown protect against industrial enclosure overheating. | Use Scenario: Generating ultra-low-noise 2.5 V reference rail for 16-bit precision ADCs in automated test equipment. IC Role / Device Role / Timing Role: Low-ripple POL regulator operating in FCCM mode with 0.6 V ±0.5% reference and <10 mVpp output noise. Use Value: Integrated LDO (VREG) and bootstrap circuit simplify biasing of gate drivers and analog subsystems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS548A20RVER | Same 28-pin VQFN-CLIP package and D-CAP3™ control, but rated for 12-A output and lower RDS(on) (8.5 mΩ HS / 3.8 mΩ LS). | Lower current capability suits mid-tier FPGAs or SoCs where 15-A headroom is unnecessary. | Select when cost sensitivity outweighs peak current demand and thermal margin is sufficient. |
| MP2960GQ-Z | Monolithic 16-A buck with PMBus, but uses current-mode control and requires external compensation; no D-CAP3™ or pre-bias startup. | Lacks integrated ripple generation and auto-compensation; better suited for designs requiring custom loop shaping. | Choose when design team has expertise in loop compensation and needs higher current with different fault-handling behavior. |
Compared with TPS549A20, TPS548A20RVER offers reduced conduction loss at lower load currents but sacrifices 3-A headroom, while MP2960GQ-Z provides higher peak current and flexible control at the cost of increased design complexity and loss of pre-biased startup.
Availability
TPS549A20 is available at Aetrix Electronics and suitable for server power delivery, telecom point-of-load conversion, and industrial embedded computing requiring stable component supply and long-term lifecycle support.
Supply support for TPS549A20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of innovation in high-efficiency DC-DC conversion.
The TPS549A20 belongs to TI's SWIFT™ synchronous buck converter family, designed specifically for high-current, low-voltage POL applications in datacenter, networking, and industrial computing where compact size, PMBus configurability, and fast transient response are critical.
FAQ
What is the maximum supported switching frequency for the TPS549A20?
The TPS549A20 supports eight discrete switching frequencies via PMBus™, with the highest setting at 1000 kHz. This maximum frequency enables compact magnetics and reduced output capacitance in space-constrained applications such as 1U server VRMs, while maintaining stable operation under full 15-A load with appropriate thermal design.
Does the TPS549A20 support startup into a pre-charged output capacitor?
Yes, the TPS549A20 supports pre-biased startup, allowing safe operation when the output rail is already charged before enable. This feature is essential for hot-swap systems and multi-rail power sequencing in telecom and server platforms, and is confirmed in the device's functional description and typical application waveforms (Figures 22–23).
How is overcurrent protection configured on the TPS549A20?
Overcurrent protection on the TPS549A20 is configured via the TRIP pin (Pin 25), which sources a 10 µA current with 3000 ppm/°C tempco. Connecting an external resistor sets the valley current limit threshold-for example, 49 kΩ yields 11.5–17.5 A trip range. This analog programming method allows precise, temperature-compensated OCP tuning without firmware involvement.
What is the purpose of the MODE pin on the TPS549A20?
The MODE pin (Pin 21) selects between forced continuous conduction mode (FCCM) and auto-skip Eco-Mode™, and also adjusts the D-CAP3™ ramp coefficient. In FCCM, the device maintains constant switching frequency for tight output regulation-critical for noise-sensitive FPGA cores-while Eco-Mode™ improves light-load efficiency by skipping pulses.
Can the TPS549A20 operate with only ceramic output capacitors?
Yes, the TPS549A20 is explicitly designed to support all-ceramic output capacitors thanks to its D-CAP3™ control architecture, which generates internal ripple for loop stability. This eliminates the need for electrolytic or polymer capacitors, reducing board area, improving reliability, and enabling high-frequency decoupling for GHz-speed digital loads.
TPS549A20RVER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™, D-CAP3™, Eco-Mode™
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.5V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 15A
- Frequency - Switching:
- Selectable
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-VQFN-CLIP (4.5x3.5)
TPS549A20RVER FAQ
1.How can I place an order for TPS549A20RVER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS549A20RVER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS549A20RVER reliable?
The price and inventory of TPS549A20RVER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS549A20RVER is usually 5 days.
3.What payment methods are accepted for TPS549A20RVER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS549A20RVER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS549A20RVER?
TPS549A20RVER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS549A20RVER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS549A20RVER?
For technical support, including TPS549A20RVER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS549A20RVER requirements.
6.How does Aetrix verify that TPS549A20RVER is sourced from the original manufacturer or authorized distributors?
All TPS549A20RVER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS549A20RVER meets industry standards.
7.What is the process for return or replacement of TPS549A20RVER?
All TPS549A20RVER units undergo pre-shipment inspection (PSI). If there is an issue with TPS549A20RVER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS549A20RVER part is unused and in its original packaging.
Return procedure for TPS549A20RVER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS549A20RVER Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

