Texas Instruments TPS54J061RPGR
- Part No.:
- TPS54J061RPGR
- Manufacturer:
- Texas Instruments
- Package:
- 14-PowerTFQFN
- Datasheet:
-
TPS54J061RPGR.pdf
- Description:
- IC REG BUCK ADJ 6A 14VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:8,129
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS54J061RPGR from Texas Instruments is a synchronous step-down DC/DC converter delivering up to 6 A continuous output current, operating from 4 V to 16 V input (or 2.7 V with external VCC bias), featuring D-CAP3™ adaptive on-time control, 0.6 V ±1% reference voltage over –40°C to +125°C, and selectable switching frequencies of 600 kHz / 1100 kHz / 2200 kHz. It serves as a high-efficiency POL regulator in server and networking power rails.
For engineers reviewing the TPS54J061RPGR datasheet, TPS54J061RPGR pinout, TPS54J061RPGR application, or TPS54J061RPGR equivalent, key selection considerations include its 14-pin HotRod™ QFN package, integrated high- and low-side MOSFETs (RDS(on) = 22 mΩ / 8.5 mΩ), programmable overcurrent limit via TRIP pin, open-drain PGOOD output, and support for all-ceramic output capacitors without external compensation.
Technical Context
The TPS54J061RPGR implements D-CAP3™ control using an internal ripple generation network that emulates inductor current for fast load-step response without requiring external phase compensation. Its adaptive on-time architecture maintains stable regulation across wide VIN–VOUT ratios and dynamically adjusts frequency during transients.
This device integrates a 3-V internal LDO powering analog circuitry and gate drivers, supports dual startup paths (internal LDO or external 3.3 V ±5% bias on VCC), and features split-rail operation with safe prebiased start-up, auto-skipping Eco-mode at light loads, and forced CCM mode selectable via MODE pin resistor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4 V–16 V (no external bias); 2.7 V–16 V (with 3.3 V–3.6 V external VCC bias) |
| Output Current | 6 A continuous - supported by integrated 22 mΩ HS / 8.5 mΩ LS MOSFETs |
| Reference Voltage | 0.6 V ±1% over –40°C to +125°C - enables precise output regulation across temperature |
| Switching Frequencies | Selectable 600 kHz / 1100 kHz / 2200 kHz via MODE pin resistor - balances efficiency, size, and transient response |
| Control Mode | D-CAP3™ - eliminates need for external compensation and supports all-ceramic output capacitors |
| Package | 14-pin VQFN-HR (RPG), 2 mm × 3 mm, 0.5 mm pitch - optimized thermal performance with RθJC(bot) = 16.2°C/W |
| Protection Features | Prebiased start-up, hiccup-mode OCP/UVP/OVP, thermal shutdown (155°C), open-drain PGOOD with 92.5%–95% rising threshold |
Pinout & Package
TPS54J061RPGR uses a 14-pin VQFN-HR (RPG) package with exposed thermal pad, 2 mm × 3 mm footprint, and 0.5 mm pitch. The package supports high-density layout and efficient bottom-side heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 14 | PGND | Power ground return for low-side MOSFET - must be connected to low-impedance PCB ground plane |
| 2, 11 | SW | Switch node - connects directly to output inductor; critical for EMI and thermal layout |
| 3 | VIN | Main input supply - requires local 10 µF ceramic decoupling capacitor placed adjacent to pins |
| 4 | TRIP | Current limit programming - resistor to AGND sets valley-current OCP threshold (5.1–6.9 A range) |
| 5 | EN | Enable control - 1.22 V typical rising threshold; internal 6.5 MΩ pull-down prevents floating |
| 6 | FB | Feedback input - senses output via resistor divider; 100 nA input bias enables high-impedance networks |
| 7 | AGND | Analog ground reference - isolated from PGND in layout to minimize noise coupling into control loop |
| 8 | SS/REFIN | Soft-start timing or external reference input - capacitor to AGND extends soft-start; external voltage enables tracking |
| 9 | PGOOD | Open-drain power-good - asserts after VOUT reaches 92.5% of target and remains stable for ≥1.25 ms |
| 10 | BOOT | High-side gate driver boost rail - requires 0.1 µF ceramic capacitor between BOOT and SW |
| 12 | MODE | Frequency and mode selection - resistor to AGND/VCC selects FCCM/skip mode and 600/1100/2200 kHz |
| 13 | VCC | Internal LDO output or external bias input - accepts 3.3 V ±5% external supply to improve light-load efficiency |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP3™ control architecture | Enables stable regulation with all-ceramic output capacitors and zero external compensation components |
| Programmable overcurrent protection | Resistor on TRIP pin sets precise valley-current limit (5.1–6.9 A), supporting design-specific fault margins |
| Flexible startup configuration | Supports internal LDO bias or external 3.3 V ±5% VCC supply - reduces quiescent loss and improves efficiency at light loads |
| Adjustable soft-start and tracking | SS/REFIN pin accepts external reference (0.5 V–1.2 V) for power sequencing or adds capacitor for controlled ramp time |
| Robust protection suite | Includes hiccup-mode OCP, UVLO on VIN/VCC, thermal shutdown (155°C), and safe prebiased start-up |
Applications
| Server Point-of-Load Regulation | Networking ASIC Core Supply |
|---|---|
Use Scenario: Providing tightly regulated 1.2 V / 3 A core voltage to high-performance server CPUs and FPGAs in dense 1U rack systems. IC Role / Device Role / Timing Role: Primary synchronous buck regulator with D-CAP3™ control ensuring sub-100 ns load-step response and <±1% output accuracy. Use Value: Enables reliable operation under dynamic CPU workloads while maintaining thermal compliance in constrained airflow environments. |
Use Scenario: Delivering 0.85 V @ 4.5 A to multi-core networking processors in 10G/25G switch line cards with strict ripple and transient requirements. IC Role / Device Role / Timing Role: High-current POL converter with 2200 kHz FCCM mode minimizing output filter size and improving transient immunity. Use Value: Reduces total solution footprint by >30% vs. lower-frequency alternatives while meeting EN55022 Class B EMI limits. |
| Industrial PC Power Management | IP Network Camera SoC Supply |
Use Scenario: Generating 3.3 V @ 2.5 A for industrial PC motherboard I/O and memory interfaces operating across –40°C to +85°C ambient. IC Role / Device Role / Timing Role: Main system rail regulator with integrated MOSFETs and ±1% reference tolerance ensuring consistent logic-level integrity. Use Value: Eliminates need for external current-sense resistors or compensation networks, simplifying BOM and validation. |
Use Scenario: Supplying 1.1 V @ 1.8 A to image signal processors (ISPs) and AI accelerators in compact, fanless IP cameras. IC Role / Device Role / Timing Role: Compact, thermally efficient buck converter leveraging 2 mm × 3 mm RPG package and bottom-side thermal pad. Use Value: Maintains stable ISP operation during burst-mode video capture without thermal throttling or output droop. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS546D24ARVFT | 8 A rating, 2.7 V–16 V input, PMBus interface, 3.3 mm × 3.3 mm package - higher current, digital control, larger footprint | Suitable for systems requiring telemetry, margining, or dynamic voltage scaling beyond fixed-output use cases | Choose when digital monitoring or programmable sequencing is required; not drop-in due to different pinout and control interface |
| MP2315GJ-Z | 6 A rating, 4.5 V–28 V input, constant-on-time control, 3 mm × 3 mm QFN - wider VIN, no VCC bias option, lower integration (external bootstrap diode) | Better suited for industrial applications with higher input voltages and less stringent light-load efficiency demands | Prefer when input exceeds 16 V or when cost-sensitive designs tolerate slightly lower efficiency below 10% load |
Compared with TPS54J061RPGR, TPS546D24ARVFT adds digital configurability at the cost of increased complexity and board area, while MP2315GJ-Z trades D-CAP3™'s ceramic-capacitor simplicity and light-load Eco-mode for broader input range and lower unit cost in non-server applications.
Availability
TPS54J061RPGR is available at Aetrix Electronics and suitable for server point-of-load regulation, networking ASIC core supplies, and industrial PC power management requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS54J061RPGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency DC/DC conversion.
The TPS54J061RPGR belongs to TI's D-CAP3™ synchronous buck converter product line, designed specifically for space-constrained, high-transient-response POL applications in datacenter, networking, and industrial computing systems.
FAQ
What input voltage range does the TPS54J061RPGR support with and without external VCC bias?
The TPS54J061RPGR supports 4 V to 16 V input when powered solely from VIN, and extends down to 2.7 V when an external 3.3 V ±5% bias is applied to the VCC pin. This dual-input capability allows flexible system-level power architecture design while maintaining full 6 A output capability across both ranges. The internal LDO enables seamless transition between bias modes without reconfiguration.
How is overcurrent protection configured on the TPS54J061RPGR?
Overcurrent protection on the TPS54J061RPGR is set via a resistor connected from the TRIP pin to AGND. Using the KOCL equation (IOCL ≈ 30000 / RTRIP), a 4.99 kΩ resistor yields a nominal 6 A valley-current limit. The device supports programmable thresholds from 5.1 A to 6.9 A, enabling precise matching to downstream load fault requirements without hardware changes.
Does the TPS54J061RPGR require external compensation components?
No, the TPS54J061RPGR does not require external compensation components due to its D-CAP3™ control architecture. The internal ripple generation network provides inherent loop stability with all-ceramic output capacitors, eliminating the need for external RC networks or type-II/type-III compensators. This reduces BOM count, layout complexity, and validation effort while maintaining robust transient response.
What are the thermal characteristics of the TPS54J061RPGR in its RPG package?
The TPS54J061RPGR in the 14-pin VQFN-HR (RPG) package delivers RθJC(bot) = 16.2°C/W and RθJA = 64°C/W (JEDEC standard). With proper PCB copper pour under the exposed thermal pad, junction-to-board resistance drops to 16.2°C/W, enabling reliable 6 A operation at +85°C ambient without forced airflow. Thermal shutdown activates at 155°C with 38°C hysteresis.
Can the TPS54J061RPGR support power sequencing with other rails?
Yes, the TPS54J061RPGR supports power sequencing via its SS/REFIN pin, which accepts an external voltage reference (0.5 V–1.2 V) to enable output voltage tracking. When an external ramp signal is applied before enable, the FB node follows it precisely, allowing coordinated startup with other regulators. Internal soft-start defaults to 1.5 ms but can be extended with an external capacitor.
TPS54J061RPGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP3™
- Package/Case:
- 14-PowerTFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 6A
- Frequency - Switching:
- 630kHz, 1.1MHz, 2.2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-VQFN-HR (2x3)
TPS54J061RPGR FAQ
1.How can I place an order for TPS54J061RPGR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS54J061RPGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS54J061RPGR reliable?
The price and inventory of TPS54J061RPGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS54J061RPGR is usually 5 days.
3.What payment methods are accepted for TPS54J061RPGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS54J061RPGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS54J061RPGR?
TPS54J061RPGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS54J061RPGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS54J061RPGR?
For technical support, including TPS54J061RPGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS54J061RPGR requirements.
6.How does Aetrix verify that TPS54J061RPGR is sourced from the original manufacturer or authorized distributors?
All TPS54J061RPGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS54J061RPGR meets industry standards.
7.What is the process for return or replacement of TPS54J061RPGR?
All TPS54J061RPGR units undergo pre-shipment inspection (PSI). If there is an issue with TPS54J061RPGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS54J061RPGR part is unused and in its original packaging.
Return procedure for TPS54J061RPGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS54J061RPGR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
