Texas Instruments TPS55332QPWPRQ1
- Part No.:
- TPS55332QPWPRQ1
- Manufacturer:
- Texas Instruments
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS55332QPWPRQ1.pdf
- Description:
- IC REG BOOST ADJ 3A 20HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,172
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS55332QPWPRQ1 from Texas Instruments is an automotive-grade, monolithic 2.2-MHz boost DC/DC converter with integrated 3-A/60-V power MOSFET, 2.5-V ±1.5% feedback reference, programmable soft-start (SS), and voltage supervisor with reset output (RST). It operates from 1.5 V to 40 V input and delivers up to 50 V output in boost mode, supporting battery-powered lighting and infotainment systems requiring high-voltage rail generation.
For engineers reviewing the TPS55332QPWPRQ1 datasheet, TPS55332QPWPRQ1 pinout, TPS55332QPWPRQ1 application, or TPS55332QPWPRQ1 equivalent, key selection criteria include its 80 kHz–2.2 MHz adjustable switching frequency, external slew rate control (Rslew), programmable undervoltage monitoring via RST_TH, thermal shutdown at 175°C, and AEC-Q100 qualification for automotive use.
Technical Context
The TPS55332QPWPRQ1 implements voltage-mode control using the VSENSE feedback node and cycle-by-cycle current limiting on the internal NMOS switch. Its oscillator frequency is set by an external resistor on RT or synchronized externally via SYNC (fext ∈ [fsw, 2×fsw]), enabling EMI reduction in noise-sensitive automotive domains.
It integrates a programmable power-on-reset delay (Cdly), open-drain RST output with deglitch filtering (~20 µs), and thermal shutdown with 30°C hysteresis. The VReg pin provides internal biasing during startup and supports VIN operation down to 1.5 V once Vout exceeds Vsupply, enabled by an integrated forward-biased diode between VReg and VIN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 1.5 V to 40 V - supports wide-range battery inputs including cold-crank (1.5 V) and load-dump transient-tolerant operation up to 60 V absolute max. |
| Output Voltage Range | Up to 50 V - configurable via external resistor divider on VSENSE; minimum ratio VIN × 1.05 ensures stable regulation. |
| Switching Frequency | 80 kHz to 2.2 MHz - selectable via RT resistor or external SYNC clock; enables compact magnetics and low-profile capacitor selection. |
| Feedback Reference | 2.5 V ±1.5% - sets output accuracy; overall tolerance depends on external resistor matching and temperature drift. |
| Peak Switch Current | 5.7 A (typ) - defines maximum inductor peak current handling; limits inrush and short-circuit energy during fault conditions. |
| Thermal Shutdown | 175°C trip, 30°C hysteresis - protects against sustained overloads; automatic restart after junction cools below 145°C. |
| Quiescent Current | 4.2 mA (typ) normal mode; ≤4 µA shutdown - enables ultra-low-power sleep states in always-on automotive modules. |
Pinout & Package
TPS55332QPWPRQ1 is housed in a thermally enhanced 20-pin HTSSOP (PWP) package (6.50 mm × 4.40 mm) with PowerPAD™ exposed thermal pad for improved heat dissipation in automotive under-hood environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Unregulated input supply | Accepts 1.5–40 V input; must be protected against >60 V transients and reverse battery; supplies gate drive and bias circuits. |
| EN | Enable control input | High-voltage tolerant (up to 60 V); logic-high ≥1.7 V enables converter; leakage <35 µA at 24 V enables low-power wake-up schemes. |
| RT | Oscillator frequency programming | Resistor-to-ground sets fsw from 80 kHz to 2.2 MHz; determines loop bandwidth and EMI profile. |
| Rslew | Slew rate control | External resistor adjusts NMOS switch rise/fall times (20–60 ns tr, 60–250 ns tf) to balance EMI vs. efficiency. |
| RST | Open-drain reset output | Asserts low during power-up until Vout exceeds RST_TH threshold and Cdly delay expires; also triggers on thermal shutdown or EN low. |
| Cdly | Reset delay timing | Capacitor-to-ground programs POR delay (2.2–200 ms); 1 ms/nF scaling enables precise system sequencing. |
| SS | Soft-start control | Capacitor-to-ground ramps internal reference to limit inrush; typical 3.5 V ramp time defined by CSS and loop GBW. |
| VSENSE | Feedback input | Monitors output via resistor divider; compares to 2.5 V reference to regulate Vout; high-impedance input minimizes divider loading. |
| RST_TH | Reset threshold input | Programmable undervoltage detection point (70–92% of Vout); uses internal 0.8 V ±1.5% reference and external R5/R6 divider. |
| COMP | Error amplifier output | Provides external compensation node for loop stability tuning; supports Type I/II/III networks to manage right-half-plane zero in CCM. |
| BOOT | Bootstrap capacitor connection | Drives high-side gate of internal NMOS; requires X7R/X5R ceramic capacitor (typically 0.1 µF) for reliable gate voltage boosting. |
| SW | Switch node | Connects to external inductor and catch diode/anode; carries pulsed high-current switching waveform; layout critical for EMI. |
| PGND | Power ground return | Low-impedance path for high di/dt switch currents; must be separated from analog ground (GND pins 4, 10, 12) to avoid noise coupling. |
| GND | Analog ground reference | Three dedicated GND pins (4, 10, 12) provide clean reference for error amp, comparator, and internal bias circuits. |
| VReg | Internal regulated supply | Provides ~5 V bias for internal circuitry; tied to Vout and includes forward diode to VIN for startup assist when Vout > Vsupply. |
| SYNC | External clock input | Accepts 80–2200 kHz square wave; overrides RT-set frequency; requires valid transitions every 32 µs to maintain sync lock. |
Key Features
| Feature | Design Value |
|---|---|
| Automotive qualification | AEC-Q100 Grade 1 (–40°C to +125°C ambient), qualified for safety-critical vehicle subsystems including ADAS and body electronics. |
| Integrated 60-V/3-A MOSFET | Eliminates external high-voltage switch; reduces BOM count and PCB area; supports 50 V output without external FET. |
| Programmable slew rate (Rslew) | Adjusts switch transition speed to meet CISPR 25 Class 5 EMI limits while maintaining >90% peak efficiency across load range. |
| Voltage supervisor with RST | Combines POR delay (Cdly), undervoltage detection (RST_TH), and deglitch filtering (20 µs) to ensure robust microcontroller reset signaling. |
| External loop compensation (COMP) | Enables full control over phase margin and bandwidth; accommodates DCM/CCM operation and compensates for RHP zero in boost topology. |
Applications
| LED Headlamp Driver | Infotainment Display Backlight |
|---|---|
|
Use Scenario: Driving high-brightness white LEDs in automotive headlamps requiring 36–48 V constant-current rails from 12 V battery. IC Role / Device Role / Timing Role: Primary boost controller generating regulated high-voltage rail; VSENSE monitors output; RST signals MCU when rail is stable. Use Value: Enables single-chip solution replacing discrete boost + supervisor; Rslew tuning suppresses EMI near sensitive radar receivers. |
Use Scenario: Powering LCD backlight inverters in center-stack displays where input voltage varies from 9 V (cold crank) to 16 V (load dump). IC Role / Device Role / Timing Role: Adjustable-frequency boost regulator with soft-start (SS) preventing inrush into large display capacitors; EN enables system-level power sequencing. Use Value: Maintains consistent brightness across wide VIN range; Cdly-programmed RST ensures display firmware initializes only after stable Vout. |
| ADAS Camera Power Supply | Telematics LTE Modem Bias Rail |
|
Use Scenario: Generating isolated 28 V bias for image sensor and lens actuator in rear-view or surround-view cameras. IC Role / Device Role / Timing Role: High-reliability boost converter with thermal shutdown and RST supervision; SYNC input synchronizes switching to avoid interference with camera pixel clock. Use Value: Prevents thermal runaway in sealed enclosures; SYNC alignment eliminates beat frequencies that cause image banding. |
Use Scenario: Providing 3.3 V or 5 V auxiliary rail for LTE modem RF front-end from vehicle battery, surviving start-stop cycles. IC Role / Device Role / Timing Role: Input-robust boost regulator with 1.5 V minimum VIN capability; VReg assists startup during cranking; RST_TH monitors modem supply integrity. Use Value: Ensures continuous modem connectivity during engine restart; EN pin allows host processor to disable rail during deep sleep. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar boost converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5122MH/NOPB | Higher 65-V input rating, but no integrated RST supervisor or Cdly delay; requires external reset IC for POR. | Lacks built-in voltage monitoring and programmable reset-suitable for non-safety-critical industrial boost where external supervision is acceptable. | Choose LM5122MH/NOPB when higher input transient tolerance (65 V) is required and system-level reset logic already exists. |
| TPS40210DGQR | External-FET controller (no integrated MOSFET); supports up to 55 V input; lacks RST, Cdly, SS, and VReg features. | Requires external high-voltage FET, gate driver, and supervisor circuitry-increases BOM cost and board space versus monolithic TPS55332QPWPRQ1. | Choose TPS40210DGQR only when output current exceeds 3 A or custom FET selection is needed for thermal or reliability optimization. |
Compared with LM5122MH/NOPB and TPS40210DGQR, the TPS55332QPWPRQ1 delivers higher integration (integrated FET, RST, Cdly, SS, VReg), tighter automotive qualification (AEC-Q100 Grade 1), and lower system-level component count-making it optimal for space-constrained, safety-aware automotive power rails.
Availability
TPS55332QPWPRQ1 is available at Aetrix Electronics and suitable for automotive lighting, infotainment display, and ADAS camera power supply applications requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for TPS55332QPWPRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader designing analog ICs, embedded processors, and digital signal solutions for automotive, industrial, and communications markets.
The TPS55332QPWPRQ1 belongs to TI's automotive-qualified DC/DC converter product line, engineered specifically for high-reliability, high-voltage boost applications in vehicles-including headlamps, displays, and sensor modules-where input transients, thermal stress, and functional safety are critical.
FAQ
What is the minimum input voltage required for TPS55332QPWPRQ1 to start up?
The TPS55332QPWPRQ1 requires a minimum of 3.6 V on VIN to initiate internal circuit stabilization and begin soft-start. Once operational, it sustains regulation down to 1.5 V input-enabling compatibility with automotive cold-crank conditions. This dual-threshold behavior is enabled by the internal VReg-to-VIN diode path, which biases the controller once Vout exceeds Vsupply.
How does the RST output behave during thermal shutdown in TPS55332QPWPRQ1?
During thermal shutdown, the TPS55332QPWPRQ1 disables the internal switch and allows Vout to decay. When Vout falls below the threshold set by RST_TH, the RST pin is asserted low after the deglitch filter (~20 µs) expires. RST remains low until Vout recovers above the threshold and the Cdly timer completes its delay-ensuring clean MCU reset signaling even during thermal faults.
Can TPS55332QPWPRQ1 synchronize to an external clock while operating at 2.2 MHz?
Yes-the TPS55332QPWPRQ1 accepts external synchronization on the SYNC pin across its full 80 kHz–2.2 MHz range. For 2.2 MHz operation, the external clock must be within 2.2 MHz ±0% to 100% (i.e., 2.2 MHz ≤ fext ≤ 4.4 MHz), per the datasheet condition fsw < fext < 2×fsw. The device locks to the external clock within ~2 cycles and defaults to internal RT-based oscillation if SYNC is inactive for >32 µs.
What is the purpose of the VReg pin on TPS55332QPWPRQ1, and how should it be connected?
The VReg pin on TPS55332QPWPRQ1 provides an internal ~5 V regulated supply for biasing internal circuitry and is internally tied to Vout. It includes a forward-biased diode to VIN, allowing it to assist startup when Vout > Vsupply. No external connection is required-VReg must remain unconnected and float, as it is not intended for external load sourcing.
How is the output voltage programmed on TPS55332QPWPRQ1?
The output voltage of TPS55332QPWPRQ1 is programmed using a resistor divider from Vout to GND, with the midpoint connected to VSENSE. The formula is Vout = 2.5 V × (1 + R8/R7), where R7 connects VSENSE to GND and R8 connects Vout to VSENSE. The internal 2.5 V ±1.5% reference dominates accuracy; total output tolerance depends on resistor tolerance, tempco, and layout parasitics.
TPS55332QPWPRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.5V
- Voltage - Input (Max):
- 40V
- Voltage - Output (Min/Fixed):
- 2.5V
- Voltage - Output (Max):
- 50V
- Current - Output:
- 3A (Switch)
- Frequency - Switching:
- 80kHz ~ 2.2MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
TPS55332QPWPRQ1 FAQ
1.How can I place an order for TPS55332QPWPRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS55332QPWPRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS55332QPWPRQ1 reliable?
The price and inventory of TPS55332QPWPRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS55332QPWPRQ1 is usually 5 days.
3.What payment methods are accepted for TPS55332QPWPRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS55332QPWPRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS55332QPWPRQ1?
TPS55332QPWPRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS55332QPWPRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS55332QPWPRQ1?
For technical support, including TPS55332QPWPRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS55332QPWPRQ1 requirements.
6.How does Aetrix verify that TPS55332QPWPRQ1 is sourced from the original manufacturer or authorized distributors?
All TPS55332QPWPRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS55332QPWPRQ1 meets industry standards.
7.What is the process for return or replacement of TPS55332QPWPRQ1?
All TPS55332QPWPRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TPS55332QPWPRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS55332QPWPRQ1 part is unused and in its original packaging.
Return procedure for TPS55332QPWPRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS55332QPWPRQ1 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

