My Inquiry
My Account
Texas Instruments TPS55386PWP
- Part No.:
- TPS55386PWP
- Manufacturer:
- Texas Instruments
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS55386PWP.pdf
- Description:
- IC REG BUCK ADJ 3A DL 16HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:247
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS55386PWP from Texas Instruments is a dual non-synchronous buck converter IC with integrated 85-mΩ high-side MOSFETs, supporting 4.5 V to 28 V input and delivering up to 3 A per channel at 0.8 V–90% VIN. It operates at 600 kHz fixed switching frequency, features current-mode control with external compensation, and enables ratiometric or sequential startup for power sequencing in multi-rail systems.
For engineers reviewing the TPS55386PWP datasheet, TPS55386PWP pinout, TPS55386PWP application, or TPS55386PWP equivalent, key selection considerations include its dual-channel 600 kHz operation, independent enable pins (EN1/EN2), three-level overcurrent protection on Channel 2 (via ILIM2), 0.8-V ±1.75% reference, and thermal shutdown at +148°C - all in a thermally enhanced 16-pin HTSSOP PowerPAD™ package.
Technical Context
The TPS55386PWP implements current-mode PWM control with two independent error amplifiers (COMP1/COMP2) and externally compensated feedback loops. Its oscillator runs at 1.2 MHz internally, generating two 600-kHz PWM outputs 180° out-of-phase to reduce input ripple.
Startup is managed via PVDD2-supplied UVLO (4.1 V turn-on, 600 mV hysteresis), BP-regulated bootstrap supply (5.25 V typical), and configurable sequencing through the SEQ pin. Overcurrent protection uses pulse-by-pulse current limiting with fixed 4.5-A threshold on Channel 1 and selectable thresholds (1.5 A / 3.0 A / 4.5 A) on Channel 2 based on ILIM2 connection state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 600 kHz (TPS55386 variant; reduces output filter size vs. 300 kHz TPS55383) |
| Input Voltage Range | 4.5 V to 28 V (supports wide industrial and automotive input rails) |
| Output Current (per channel) | Up to 3 A continuous (limited by thermal design and PCB copper area) |
| Feedback Reference Voltage | 0.8 V ±1.75% (sets output voltage via resistor divider; enables precise low-VOUT regulation) |
| High-Side RDS(on) | 85 mΩ (typical at +25°C; defines conduction loss and thermal rise under load) |
| Soft Start Time | 2.1 ms (internally fixed; prevents inrush current during power-up) |
| Thermal Shutdown Threshold | +148°C (protects device during overload or poor heatsinking; 20°C hysteresis) |
Pinout & Package
TPS55386PWP is housed in a thermally optimized 16-pin HTSSOP (PWP) package with exposed thermal pad on bottom side, requiring direct solder connection to PCB ground plane for effective heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVDD1 | Power input for Output 1 high-side MOSFET | Must be bypassed with ≥10-µF ceramic capacitor; supports independent input rail for Output 1 |
| PVDD2 | Main supply for control circuitry, EN pull-up, and Output 2 high-side MOSFET | UVLO monitored here; powers internal bias and regulators; enables dual-supply operation |
| BOOT1 / BOOT2 | Bootstrap supply inputs for high-side gate drivers | Each requires 22–82-nF capacitor to SWx; internal switch charges cap during OFF time |
| SW1 / SW2 | Switch node outputs | Connect to external inductor; snubber recommended to suppress ringing |
| BP | 5.25-V regulated bootstrap supply output | Bypass with 4.7–10-µF X7R/X5R ceramic; feeds BOOT1/BOOT2 and internal circuits |
| EN1 / EN2 | Active-low enable inputs | Pulled up internally to PVDD2; <0.9 V enables soft start; floating = enabled via internal current source |
| FB1 / FB2 | Voltage feedback inputs | Connected to resistor divider midpoint; regulates output to 0.8 V reference |
| COMP1 / COMP2 | Error amplifier outputs | External RC network to GND sets loop compensation; enables optimization across output filter variations |
| SEQ | Startup sequencing mode selector | BP = Output 2→1 sequential; GND = Output 1→2 sequential; floating = ratiometric startup |
| ILIM2 | Channel 2 overcurrent threshold select | GND = 1.5 A, floating = 3.0 A, BP = 4.5 A; allows asymmetric load scaling |
| GND | Signal and power ground | Connected directly to thermal pad; forms return path for all internal circuits and switching currents |
Key Features
| Feature | Design Value |
|---|---|
| Dual 600 kHz PWM outputs, 180° out-of-phase | Reduces input capacitor RMS current by ~30% vs. in-phase operation, lowering EMI and bulk capacitance requirements |
| Configurable startup sequencing (ratiometric or sequential) | SEQ pin setting determines timing relationship between outputs - critical for FPGA, DSP, or ASIC power sequencing compliance |
| Three-level overcurrent protection on Channel 2 | ILIM2 pin selects 1.5 A / 3.0 A / 4.5 A trip point, enabling optimal component sizing when Channel 2 supplies lower-current rails |
| External compensation via COMP1/COMP2 pins | Allows full loop stability tuning for diverse output filter topologies (LC, LC-LC, ceramic-only), unlike fixed-compensation converters |
| Integrated 85-mΩ high-side MOSFETs with current-mode control | Eliminates need for external power switches and simplifies layout while maintaining cycle-by-cycle current limiting for robust fault response |
Applications
| Set-Top Box Power Supply | Digital TV Mainboard |
|---|---|
Use Scenario: Dual-rail power for MPEG decoder SoC (1.2 V core, 3.3 V I/O) and HDMI PHY. IC Role / Device Role / Timing Role: Primary dual-output DC/DC regulator managing independent soft-start and sequencing per JEDEC JESD8-12 specification. Use Value: SEQ pin configures ratiometric startup to meet SoC power-up timing requirements without external sequencer logic. |
Use Scenario: Powering main processor (1.1 V), memory interface (1.8 V), and audio codec (3.3 V) from single 12 V input. IC Role / Device Role / Timing Role: Dual-channel buck controller providing tightly regulated, low-noise rails with independent enable control for dynamic power management. Use Value: EN1/EN2 allow selective rail shutdown during standby, reducing system quiescent current to <150 µA. |
| Industrial DSP Power Module | Consumer Electronics Multi-Rail System |
Use Scenario: Powering TI C6000 DSP (1.2 V core, 3.3 V peripheral) in motor control gateway with extended temperature range. IC Role / Device Role / Timing Role: High-reliability dual buck converter operating from 24 V bus with thermal shutdown and hiccup-mode OCP. Use Value: 85-mΩ RDS(on) and PowerPAD™ package sustain 3 A/channel at +105°C ambient with standard 2-oz copper. |
Use Scenario: Compact power solution for smart speaker SoC requiring 0.9 V AI accelerator, 1.8 V RAM, and 5 V USB interface. IC Role / Device Role / Timing Role: Dual-output converter configured as two independent channels (not multiphase) to avoid cross-regulation issues. Use Value: Independent FB1/FB2 and COMP1/COMP2 pins enable separate loop tuning for each rail's unique load transient profile. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS55383PWP | Identical pinout and feature set, but 300 kHz switching frequency | Better efficiency at light loads; larger output inductors required | Select when prioritizing efficiency over size, or when EMI constraints favor lower fundamental frequency |
| LM5116PWPR | Single-channel, wide-input (6–100 V), external MOSFETs, no integrated high-side FET | Higher voltage capability and design flexibility, but requires additional components and layout effort | Choose for >28 V input or when higher than 3 A per rail is needed; not drop-in compatible |
Compared with TPS55386PWP, TPS55383PWP offers lower switching loss at light loads but increases passive size, while LM5116PWPR trades integration for input voltage headroom and current scalability - neither is pin-compatible, but both address adjacent design requirements in multi-rail industrial power systems.
Availability
TPS55386PWP is available at Aetrix Electronics and suitable for set-top box, digital TV, industrial DSP, consumer electronics, and power-for-FPGA applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS55386PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and automotive-grade reliability.
The TPS5538x family was designed specifically for cost-sensitive, space-constrained dual-rail applications in consumer and industrial electronics where integration, sequencing control, and thermal performance are critical - not as general-purpose converters but as optimized solutions for multi-voltage SoC power delivery.
FAQ
What is the switching frequency of the TPS55386PWP?
The TPS55386PWP operates at a fixed 600 kHz switching frequency, as defined by its internal oscillator. This is distinct from the TPS55383PWP (300 kHz version) and enables smaller external magnetics and output capacitors. The frequency is not adjustable and remains stable across input voltage, load, and temperature per datasheet Figure 7.
How does the ILIM2 pin configure overcurrent protection on Channel 2 of the TPS55386PWP?
The ILIM2 pin on the TPS55386PWP selects one of three Channel 2 overcurrent thresholds: connecting to GND sets 1.5 A, leaving it floating sets 3.0 A, and connecting to BP sets 4.5 A. This allows designers to scale external components (inductor, capacitor, diode) for asymmetrical loads - for example, using a smaller inductor for a 1.5-A auxiliary rail while retaining full 3-A capability on Channel 1.
Can the TPS55386PWP operate with different input voltages on PVDD1 and PVDD2?
Yes, the TPS55386PWP supports dual-supply operation: PVDD1 powers only the Channel 1 high-side MOSFET, while PVDD2 powers the control circuitry, EN pull-ups, and Channel 2 high-side MOSFET. The datasheet confirms PVDD1 may be higher or lower than PVDD2, enabling flexible power tree design - such as using a local 5-V rail for Channel 1 and a shared 12-V bus for control and Channel 2.
What is the purpose of the SEQ pin on the TPS55386PWP, and how does it affect startup behavior?
The SEQ pin on the TPS55386PWP configures output voltage startup sequencing: tied to BP enables Output 2 → Output 1 sequential startup (~400 µs delay), tied to GND enables Output 1 → Output 2, and left floating enables ratiometric (simultaneous) startup. This eliminates need for external sequencing ICs in FPGA, ASIC, or multi-core SoC designs where strict power-up order is required for reliable initialization.
Does the TPS55386PWP require external compensation components, and where are they connected?
Yes, the TPS55386PWP requires external compensation components connected to the COMP1 and COMP2 pins - each pin interfaces with a series RC network to GND that sets the error amplifier's dominant pole and zero. This architecture allows full loop stability optimization for varying output filter configurations (e.g., ceramic vs. electrolytic output caps), unlike fixed-compensation converters, and is detailed in the "Feedback Loop Compensation Component Selection" section of the datasheet.
TPS55386PWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 28V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 25.2V
- Current - Output:
- 3A
- Frequency - Switching:
- 630kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
TPS55386PWP FAQ
1.How can I place an order for TPS55386PWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS55386PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS55386PWP reliable?
The price and inventory of TPS55386PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS55386PWP is usually 5 days.
3.What payment methods are accepted for TPS55386PWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS55386PWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS55386PWP?
TPS55386PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS55386PWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS55386PWP?
For technical support, including TPS55386PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS55386PWP requirements.
6.How does Aetrix verify that TPS55386PWP is sourced from the original manufacturer or authorized distributors?
All TPS55386PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS55386PWP meets industry standards.
7.What is the process for return or replacement of TPS55386PWP?
All TPS55386PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS55386PWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS55386PWP part is unused and in its original packaging.
Return procedure for TPS55386PWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS55386PWP Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
