My Inquiry
My Account
Texas Instruments TPS56428DDAR
- Part No.:
- TPS56428DDAR
- Manufacturer:
- Texas Instruments
- Package:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS56428DDAR.pdf
- Description:
- IC REG BUCK ADJ 4A 8SOPWR
- Quantity:
- Payment:
- Shipping:
Inventory:4,109
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS56428DDAR from Texas Instruments is a 4-A synchronous step-down DC/DC converter in HSOP-8 package, featuring D-CAP2™ adaptive on-time control, 4.5–18 V input range, 0.6–7.0 V adjustable output, and integrated 68 mΩ/37 mΩ MOSFETs. It delivers high efficiency across load ranges in digital TV power rails and network controller point-of-load regulation.
For engineers reviewing the TPS56428DDAR datasheet, TPS56428DDAR pinout, TPS56428DDAR application, or TPS56428DDAR equivalent, key selection considerations include light-load Eco-mode efficiency, pre-bias soft-start capability, 1-ms fixed soft-start timing, power-good signaling, and thermal shutdown at 165°C - all critical for stable 12-V bus conversion in embedded industrial systems.
Technical Context
The TPS56428DDAR implements D-CAP2™ mode control with adaptive on-time architecture-no external compensation required-and supports seamless transition between PWM and Advanced Eco-mode™ based on load current. Its internal circuitry enables stable operation with ultra-low-ESR ceramic capacitors and POSCAP/SP-CAP types.
It integrates dual N-channel MOSFETs (68 mΩ high-side, 37 mΩ low-side), features cycle-by-cycle overcurrent protection with valley-current sensing, and includes a dedicated 5.5-V VREG5 LDO output (±3% tolerance, 5-mA drive) for biasing external circuitry. The device operates across –40°C to 85°C ambient temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 18 V - supports wide-input industrial and telecom power buses without pre-regulation. |
| Output Current | Up to 4 A continuous - sufficient for powering SoCs, FPGAs, and multi-core processors in compact designs. |
| Switching Frequency | ~650 kHz pseudo-fixed - enables compact magnetics and predictable EMI filtering design. |
| Feedback Reference Accuracy | ±1% initial tolerance - ensures tight output voltage regulation without trimming resistors. |
| Shutdown Current | <10 µA - minimizes system standby power in always-on applications like set-top boxes. |
| Soft-Start Time | 1.0 ms (fixed) - prevents inrush current and enables controlled ramp-up even with pre-biased outputs. |
| Power-Good Threshold | ±10% window (90% rising / 85% falling) - provides reliable sequencing signal for downstream logic. |
Pinout & Package
TPS56428DDAR uses an 8-pin HSOP (DDA) package with exposed thermal pad (4.89 mm × 3.9 mm body size), optimized for surface-mount thermal dissipation and board-level reliability in high-density layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - EN | Enable input | Active-high logic control; internal 180–700 kΩ pull-down enables default disable; requires ≥1.6 V to activate. |
| 2 - VFB | Feedback input | Monitors output via resistor divider; 600 mV reference enables precise 0.6–7.0 V programming with ±1% accuracy. |
| 3 - VREG5 | Internal LDO output | 5.5-V regulated supply (±3%) for gate drivers or external bias; disabled when EN = low; requires 0.47-µF ceramic cap. |
| 4 - PG | Open-drain power-good | Signals valid regulation after soft-start; sinks up to 4 mA; requires external pull-up for logic-level interface. |
| 5 - GND | Power ground | Main return path for switching currents; must be connected to thermal pad and routed as single-point star ground. |
| 6 - SW | Switch node | Connects internal high/low-side MOSFETs; carries high di/dt; requires low-inductance layout and Kelvin connection. |
| 7 - VBST | Bootstrap supply | Bias for high-side gate driver; requires 0.1-µF ceramic capacitor to SW; internally diode-fed from VREG5. |
| 8 - VIN | Main input supply | Accepts 4.5–18 V; requires local 10-µF ceramic + optional 0.1-µF HF decoupling; shares thermal pad return. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP2™ adaptive on-time control | Eliminates external compensation components and enables fast transient response with ceramic output capacitors. |
| Advanced Eco-mode™ | Maintains >85% efficiency at 10-mA loads (Vo=3.3 V), outperforming traditional skip-mode converters in light-load scenarios. |
| Pre-bias soft-start | Prevents reverse current flow during startup into pre-charged outputs - essential for hot-swap and multi-rail sequencing. |
| Integrated MOSFETs | 68 mΩ high-side + 37 mΩ low-side NFETs reduce conduction loss and simplify BOM versus discrete controller solutions. |
| Cycle-by-cycle OCP | Valley-current sensing with 7-cycle hiccup recovery protects against sustained overload without latch-up. |
Applications
| Digital TV Power Rails | Network Controller PoL |
|---|---|
|
Use Scenario: Supplies 1.05 V/1.2 V core voltage and 3.3 V I/O rails for SoC-based digital television platforms with strict standby power limits. IC Role / Device Role / Timing Role: Primary buck regulator delivering 4-A peak current with <1-ms soft-start and power-good sequencing for HDMI and video processing subsystems. Use Value: Advanced Eco-mode™ achieves >90% efficiency at 20-mA load, reducing thermal load and enabling fanless enclosure design. |
Use Scenario: Powers FPGA configuration logic and Ethernet PHY interfaces in residential gateway routers operating from 12-V wall adapters. IC Role / Device Role / Timing Role: Point-of-load converter with pre-bias soft-start ensuring clean startup when auxiliary 3.3-V rail powers management MCU before main 1.8-V domain. Use Value: Integrated VREG5 LDO supplies 5-V bias to external level shifters and USB transceivers - eliminating need for second regulator. |
| Digital Set-Top Box (STB) | Industrial Embedded Controllers |
|
Use Scenario: Generates 1.5 V DDR3 memory supply and 5.0 V USB host power in cable/satellite STBs requiring low-noise, low-standby operation. IC Role / Device Role / Timing Role: Dual-output capable via feedback resistor reconfiguration; PG output coordinates reset assertion with system boot firmware. Use Value: Fixed 650-kHz switching frequency simplifies EMI filter design to meet FCC Class B limits without shielding. |
Use Scenario: Provides isolated 2.5 V and 3.3 V supplies for ARM Cortex-M7 microcontrollers and CAN transceivers in factory automation edge nodes. IC Role / Device Role / Timing Role: Robust buck converter with thermal shutdown (165°C) and UVLO (3.75 V) ensuring safe operation under brownout or overload conditions. Use Value: HSOP-8 package with exposed thermal pad sustains 4-A load at 85°C ambient without heatsink - reducing bill-of-materials cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS564208DDAR | Lower 2-A rating, same D-CAP2™ control, identical HSOP-8 footprint but reduced RDS(on) (72 mΩ/42 mΩ). | Suitable only for sub-2-A loads; lacks VREG5 output and PG pin - no power sequencing support. | Select when cost sensitivity outweighs need for 4-A capacity, sequencing, or auxiliary bias. |
| LM2678SD-ADJ/NOPB | Non-synchronous 5-A buck; external diode required; 260-kHz fixed frequency; no Eco-mode or pre-bias start. | Higher conduction loss at light loads; larger inductor needed; unsuitable for low-ESR ceramic capacitor designs. | Choose only if legacy design reuse or extreme cost pressure justifies lower efficiency and larger solution size. |
Compared with TPS56428DDAR, TPS564208DDAR offers footprint compatibility but sacrifices output current headroom and system-level features; LM2678SD-ADJ/NOPB trades integration for raw current capability and lacks modern light-load optimization - making TPS56428DDAR the optimal balance of performance, feature set, and thermal efficiency in new designs.
Availability
TPS56428DDAR is available at Aetrix Electronics and suitable for digital TV power rails, network controller point-of-load regulation, digital set-top box (STB) supplies, and industrial embedded controllers requiring stable component supply and long-term production continuity.
Supply support for TPS56428DDAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and automotive-grade reliability.
The TPS56428DDAR belongs to TI's D-CAP2™ synchronous buck converter family, designed specifically for cost-sensitive, space-constrained applications demanding fast transient response, ultra-low standby power, and seamless integration with ceramic output capacitors.
FAQ
What is the maximum output current supported by the TPS56428DDAR?
The TPS56428DDAR supports up to 4 A of continuous output current under recommended operating conditions (TA ≤ 85°C, proper PCB thermal design). Its integrated 68 mΩ high-side and 37 mΩ low-side MOSFETs enable this rating without external switches. Derating applies above 85°C ambient or with inadequate copper area on the thermal pad.
Does the TPS56428DDAR support pre-biased output startup?
Yes, the TPS56428DDAR includes proprietary pre-bias soft-start circuitry that prevents reverse current flow during startup into an already charged output. When enabled, it gradually ramps the low-side FET duty cycle from near-zero to full conduction, ensuring smooth, non-disruptive regulation acquisition - a critical feature for multi-rail systems and hot-swap applications.
What is the purpose of the VREG5 pin on the TPS56428DDAR?
The VREG5 pin on the TPS56428DDAR provides a regulated 5.5-V output (±3% tolerance) capable of sourcing up to 5 mA. It powers the internal gate drivers and can also bias external circuitry such as level shifters or monitoring ICs. It is automatically disabled when EN = low and requires a 0.47-µF ceramic capacitor to GND for stability.
Can the TPS56428DDAR operate with ceramic output capacitors?
Yes, the TPS56428DDAR is explicitly designed for ceramic output capacitors. Its D-CAP2™ control architecture eliminates the need for ESR-based compensation, enabling stable operation with ultra-low-ESR types (e.g., X5R/X7R MLCCs). Recommended total output capacitance is 20–68 µF, with typical ESR ≤ 2 mΩ per capacitor.
What protection features does the TPS56428DDAR include?
The TPS56428DDAR includes cycle-by-cycle overcurrent protection (OCP) with hiccup recovery, thermal shutdown at 165°C (non-latching), undervoltage lockout (UVLO) on VREG5, output overvoltage/undervoltage protection (OVP/UVP), and output discharge via SW pin during shutdown. These features ensure robust operation in unregulated input environments and fault-prone systems.
TPS56428DDAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP2™, Eco-Mode™
- Package/Case:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 7V
- Current - Output:
- 4A
- Frequency - Switching:
- 650kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO PowerPad
TPS56428DDAR FAQ
1.How can I place an order for TPS56428DDAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS56428DDAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS56428DDAR reliable?
The price and inventory of TPS56428DDAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS56428DDAR is usually 5 days.
3.What payment methods are accepted for TPS56428DDAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS56428DDAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS56428DDAR?
TPS56428DDAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS56428DDAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS56428DDAR?
For technical support, including TPS56428DDAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS56428DDAR requirements.
6.How does Aetrix verify that TPS56428DDAR is sourced from the original manufacturer or authorized distributors?
All TPS56428DDAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS56428DDAR meets industry standards.
7.What is the process for return or replacement of TPS56428DDAR?
All TPS56428DDAR units undergo pre-shipment inspection (PSI). If there is an issue with TPS56428DDAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS56428DDAR part is unused and in its original packaging.
Return procedure for TPS56428DDAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS56428DDAR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
