My Inquiry
My Account
Texas Instruments TPS565247DRLR
- Part No.:
- TPS565247DRLR
- Manufacturer:
- Texas Instruments
- Package:
- SOT-563, SOT-666
- Datasheet:
-
TPS565247DRLR.pdf
- Description:
- IC REG BUCK ADJ 5A SOT563
- Quantity:
- Payment:
- Shipping:
Inventory:2,111
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS565247DRLR from Texas Instruments is a 5-A synchronous buck converter in SOT-563 package, operating from 3 V to 16 V input and delivering 0.6 V to 7 V output with ±1.5% reference accuracy over –40°C to 125°C. It integrates 28.2-mΩ high-side and 15.1-mΩ low-side MOSFETs, uses D-CAP3™ control for fast transient response without external compensation, and operates in forced continuous conduction mode (FCCM) for stable 600-kHz switching and low output ripple across all load conditions - deployed in IP cameras and Wi-Fi access points.
For engineers reviewing the TPS565247DRLR datasheet, TPS565247DRLR pinout, TPS565247DRLR application, or TPS565247DRLR equivalent, key selection considerations include FCCM-mode ripple performance, 600-kHz fixed-frequency operation under light load, thermal derating at 125°C junction, integrated FET RDS(on) values, and compatibility with low-ESR ceramic output capacitors.
Technical Context
The TPS565247DRLR implements D-CAP3™ adaptive on-time control with internal ripple emulation, enabling stable regulation with ultra-low-ESR MLCCs and eliminating need for external compensation. Its FCCM operation maintains constant 600-kHz switching frequency from no-load to full 5-A load, ensuring predictable EMI profile and reduced output voltage ripple versus Eco-mode variants.
It features dual ground pins (GND and AGND) - GND serves as power return for the low-side FET and controller, while AGND provides precision analog reference for feedback and regulation; both must be connected to the same PCB ground plane for optimal line/load regulation and thermal performance. Protection includes cycle-by-cycle overcurrent, hiccup-mode undervoltage, non-latching thermal shutdown at 155°C, and 24-μs deglitched overvoltage detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3 V to 16 V - supports wide-input industrial and networking rails including 5 V, 12 V, and PoE-derived supplies. |
| Output Current | 5 A continuous - delivers full rated current in SOT-563 package with RθJA = 131.1°C/W (JEDEC standard board). |
| Switching Frequency | 600 kHz typical - fixed in FCCM mode, enabling predictable filter design and EMI filtering without frequency variation. |
| Feedback Reference | 600 mV ±1.5% (–40°C to 125°C) - enables accurate output setting down to 0.6 V with minimal drift over temperature. |
| High-Side RDS(on) | 28.2 mΩ at 25°C, VIN ≥ 5 V - reduces conduction loss at mid-to-high loads; increases to 30.1 mΩ at 3 V input. |
| Low-Side RDS(on) | 15.1 mΩ at 25°C, VIN ≥ 5 V - minimizes bottom-FET loss during freewheeling; rises to 16.1 mΩ at 3 V input. |
| Quiescent Current | 400 µA (no load, FCCM mode) - balances light-load efficiency against frequency stability and ripple control. |
| Soft-Start Time | 1.39 ms fixed - prevents inrush current and ensures monotonic output ramp during power-up. |
Pinout & Package
SOT-563 (DRL) package: 1.60 mm × 1.60 mm, 6-pin surface-mount, optimized for thermal dissipation and compact layout with exposed pad not present (standard SOT-563 construction).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 1) | Input supply rail | Accepts 3–16 V DC; connects to bulk input capacitor and must be decoupled locally with 10 µF ceramic. |
| SW (Pin 2) | Switch node | Drives external inductor; high dv/dt node requiring tight loop area and guard ring to minimize EMI. |
| GND (Pin 3) | Power ground | Source terminal of low-side FET and main controller ground; connects to PCB power ground plane. |
| AGND (Pin 4) | Analog ground | Reference ground for FB, EN, and internal error amplifier; must tie directly to GND plane near IC for regulation accuracy. |
| EN (Pin 5) | Enable input | Logic-level control (1.18 V typ ON threshold); pulled down internally via 2 MΩ resistor when floating. |
| FB (Pin 6) | Feedback input | Monitors output via resistor divider; 600 mV reference sets VOUT = 600 mV × (1 + R1/R2). |
Key Features
| Feature | Design Value |
|---|---|
| FCCM operation | Maintains fixed 600-kHz switching across 0–5 A load range, minimizing output voltage ripple and simplifying EMI filter design. |
| D-CAP3™ topology | Enables stable regulation with zero external compensation components and supports MLCC, POSCAP, and SP-CAP output capacitors. |
| Negative overcurrent (NOC) protection | Detects and limits negative inductor current in FCCM mode, preventing excessive reverse current and output overvoltage. |
| Prebiased soft-start | Allows safe startup into precharged output (e.g., hot-swap or backup rail), avoiding reverse current flow through the low-side FET. |
| Hiccup-mode UVP | Shuts down for 13 ms after 256-µs undervoltage detection, then auto-restarts - protects downstream circuitry during brownout events. |
| 98% max duty cycle | Supports high-VIN/low-VOUT ratios (e.g., 12 V → 1.05 V) by smoothly reducing switching frequency down to ~200 kHz. |
Applications
| IP Network Camera Power | Wi-Fi Access Point Core Rail |
|---|---|
|
Use Scenario: Powers image sensor, ISP, and SoC in outdoor IP cameras with wide ambient temperature range (–40°C to 85°C) and limited PCB area. IC Role / Device Role / Timing Role: Primary 1.05-V or 1.2-V core supply for ARM-based video processors; regulates from 12-V PoE input. Use Value: FCCM mode ensures consistent 600-kHz ripple for clean sensor clocking; D-CAP3 eliminates compensation parts, saving space and BOM cost. |
Use Scenario: Generates 3.3-V or 5-V system rail in compact indoor/outdoor Wi-Fi 6 access points with thermal constraints. IC Role / Device Role / Timing Role: High-density point-of-load regulator for RF front-end and baseband ICs; accepts 12-V or 5-V input. Use Value: 5-A capability supports burst-mode transmit loads; SOT-563 footprint fits dense RF layouts; AGND/GND separation improves ADC/DAC SNR. |
| Streaming Media Player SoC Supply | Building Security Gateway MCU Rail |
|
Use Scenario: Supplies 0.9-V to 1.1-V core voltage to media SoCs (e.g., Amlogic, Realtek) in set-top boxes and streaming sticks. IC Role / Device Role / Timing Role: Main processor core regulator; handles dynamic load steps up to 3 A with <±5% transient deviation. Use Value: Fast D-CAP3 transient response meets tight SoC voltage tolerance; 1.39-ms soft-start prevents reset glitches during cold boot. |
Use Scenario: Powers ARM Cortex-M7/M4 microcontrollers and secure element ICs in smart doorbell and gateway hubs. IC Role / Device Role / Timing Role: Secondary regulated rail derived from 5-V USB or 12-V wall adapter; supports always-on monitoring. Use Value: 400-µA quiescent current extends battery backup runtime; hiccup-mode UVP prevents latch-up during intermittent power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS565242DRLR | Eco-mode operation (variable frequency at light load), 120-µA IQ, lower light-load efficiency but higher peak efficiency at 1–3 A. | Better suited for battery-powered devices where average efficiency dominates; unsuitable where fixed-frequency EMI control is required. | Select TPS565242DRLR only if light-load efficiency > ripple control is the primary requirement. |
| MP2451DT-LF-Z | 3-A rating, 2-MHz fixed frequency, no integrated AGND, requires external compensation, 170-mA IQ. | Limited to lower-current applications; lacks FCCM stability and D-CAP3 simplicity; needs additional loop components. | Choose MP2451DT-LF-Z only when higher switching frequency is mandatory and 5-A capability is unnecessary. |
Compared with TPS565242DRLR, the TPS565247DRLR trades light-load efficiency for ripple consistency and EMI predictability; compared with MP2451DT-LF-Z, it delivers 67% higher current, eliminates compensation design effort, and adds AGND for improved regulation accuracy - making it optimal for thermally constrained, medium-power networking applications.
Availability
TPS565247DRLR is available at Aetrix Electronics and suitable for IP network cameras, Wi-Fi access points, streaming media players, and building security gateways requiring stable component supply, long-term production continuity, and RoHS-compliant packaging.
Supply support for TPS565247DRLR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and automotive-grade reliability.
The TPS56524x family was designed specifically for space-constrained, thermally demanding applications in networking, surveillance, and consumer electronics - prioritizing integration, ease of use, and FCCM/Eco-mode flexibility across 4-A to 6-A current grades.
FAQ
What is the maximum continuous output current supported by the TPS565247DRLR?
The TPS565247DRLR supports 5-A continuous output current under recommended operating conditions (TJ ≤ 125°C, proper PCB layout with thermal vias). Derating is required above 85°C ambient; full 5-A operation assumes adequate copper area and airflow per TI's SOT-563 thermal guidelines (RθJA = 131.1°C/W on JEDEC board).
Does the TPS565247DRLR require external compensation components?
No, the TPS565247DRLR does not require external compensation components. Its D-CAP3™ control topology integrates internal compensation and ripple emulation, enabling stable operation with ceramic, POSCAP, or SP-CAP output capacitors - confirmed in Section 7.3.1 and Figure 7-2 of the official datasheet SLUSEN1A.
How does FCCM mode affect light-load efficiency in the TPS565247DRLR?
In FCCM mode, the TPS565247DRLR maintains fixed 600-kHz switching across all loads, resulting in higher light-load quiescent current (400 µA vs. 120 µA for Eco-mode TPS565242) and lower light-load efficiency. This trade-off ensures consistent ripple and EMI behavior - critical for noise-sensitive imaging and RF circuits.
Can the TPS565247DRLR start up into a prebiased output voltage?
Yes, the TPS565247DRLR supports prebiased soft-start. When the output is precharged, the device delays switching until its internal reference voltage exceeds the FB pin voltage, preventing reverse current flow through the low-side FET - a feature explicitly documented in Section 7.3.3 and validated on the TPS565247EVM.
What is the purpose of the separate AGND pin on the TPS565247DRLR?
The AGND pin on the TPS565247DRLR provides a dedicated analog ground reference for the feedback amplifier, EN comparator, and internal reference circuitry. It must be connected to the main GND plane near the IC to ensure precise regulation, minimize noise coupling, and achieve specified ±1.5% reference accuracy across temperature - as detailed in Section 3 and Figure 5-1 of SLUSEN1A.
TPS565247DRLR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-563, SOT-666
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 7V
- Current - Output:
- 5A
- Frequency - Switching:
- 600kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-563
TPS565247DRLR FAQ
1.How can I place an order for TPS565247DRLR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS565247DRLR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS565247DRLR reliable?
The price and inventory of TPS565247DRLR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS565247DRLR is usually 5 days.
3.What payment methods are accepted for TPS565247DRLR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS565247DRLR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS565247DRLR?
TPS565247DRLR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS565247DRLR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS565247DRLR?
For technical support, including TPS565247DRLR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS565247DRLR requirements.
6.How does Aetrix verify that TPS565247DRLR is sourced from the original manufacturer or authorized distributors?
All TPS565247DRLR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS565247DRLR meets industry standards.
7.What is the process for return or replacement of TPS565247DRLR?
All TPS565247DRLR units undergo pre-shipment inspection (PSI). If there is an issue with TPS565247DRLR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS565247DRLR part is unused and in its original packaging.
Return procedure for TPS565247DRLR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS565247DRLR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
