My Inquiry
My Account
Texas Instruments TPS56628DDAR
- Part No.:
- TPS56628DDAR
- Manufacturer:
- Texas Instruments
- Package:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS56628DDAR.pdf
- Description:
- IC REG BUCK ADJ 6A 8SOPWR
- Quantity:
- Payment:
- Shipping:
Inventory:3,097
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS56628DDAR from Texas Instruments is a 6-A synchronous step-down DC/DC converter with integrated high-side (36 mΩ) and low-side (28 mΩ) N-channel MOSFETs, D-CAP2™ adaptive on-time control, 650-kHz pseudo-fixed switching frequency, and Eco-mode™ for light-load efficiency. It operates from 4.5 V to 18 V input and delivers adjustable output voltage from 0.76 V to 5.5 V - used in digital TV power supplies, Blu-ray players, and networking terminals.
For engineers reviewing the TPS56628DDAR datasheet, TPS56628DDAR pinout, TPS56628DDAR application, or TPS56628DDAR equivalent, key selection considerations include its D-CAP2™ transient response, pre-biased soft-start capability, 6.6–8.9 A cycle-by-cycle overcurrent limit, thermal shutdown at 165°C, and exposed-thermal-pad HSOP-8 (DDA) package for industrial-grade thermal management.
Technical Context
The TPS56628DDAR implements D-CAP2™ mode control using adaptive on-time PWM with internal ramp compensation - enabling stable operation with ceramic or ultra-low-ESR polymer output capacitors without external compensation. Its control loop eliminates need for ESR-induced ripple feedback by synthesizing ripple internally.
It supports seamless transition between continuous conduction mode (CCM) at heavy loads and Auto-Skip Eco-mode™ at light loads, maintaining high efficiency down to <10 µA shutdown current. Protection includes cycle-by-cycle overcurrent detection via low-side FET voltage sensing, non-latching UVLO (3.45–4.05 V on VREG5), hiccup-mode UVP at 65% VOUT, and OVP at 125% VFB.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 18 V - supports wide-range industrial and consumer DC bus inputs including 5 V, 12 V, and 18 V rails. |
| Output Current | 6 A continuous - sufficient for powering SoCs, FPGAs, and multi-core processors in embedded systems. |
| Switching Frequency | 650 kHz (pseudo-fixed) - enables compact magnetics design while balancing EMI and efficiency trade-offs. |
| FET RDS(on) | 36 mΩ (HS) / 28 mΩ (LS) - reduces conduction loss and improves full-load efficiency up to 95% at 1.8 V/3 A (VIN = 12 V). |
| VFB Accuracy | ±1.2% over –40°C to 85°C - ensures tight output regulation across temperature for precision analog and digital loads. |
| Soft-Start Time | 1.0 ms (fixed internal) - prevents inrush current and enables controlled power-up sequencing in multi-rail systems. |
| Power Good Threshold | ±10% of target VOUT - provides reliable system-level power sequencing and fault signaling via open-drain PG pin. |
Pinout & Package
TPS56628DDAR is housed in an 8-pin HSOP package (DDA) with exposed thermal pad - designed for high-power density and efficient PCB heat dissipation via soldered thermal vias to internal ground planes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 1) | Enable input | Active-high logic control; internal 200–800 kΩ pull-down enables default disable; threshold at 1.6 V (min) ensures robust noise immunity. |
| VFB (Pin 2) | Feedback input | Connects to resistor divider from VOUT; monitors regulated output with ±0.15 µA input bias - critical for accuracy and stability. |
| VREG5 (Pin 3) | 5.5-V LDO output | Internal regulator powers gate drivers; requires 1-µF ceramic capacitor to GND; supplies VBST bootstrap circuit when EN is high. |
| PG (Pin 4) | Open-drain power-good | Signals valid regulation after 1.7× soft-start time; sinks up to 4 mA; requires external pull-up to VREG5 (25–150 kΩ). |
| GND (Pin 5) | Power ground | Primary return path for switching current; must be connected to thermal pad and isolated from analog ground to minimize noise coupling. |
| SW (Pin 6) | Switch node | High dv/dt node connecting HS and LS FETs; requires minimal trace area and Kelvin connection to output inductor to reduce EMI. |
| VBST (Pin 7) | Bootstrap supply | Charged via internal diode from VREG5; requires 0.1-µF ceramic capacitor to SW - essential for HS FET gate drive integrity. |
| VIN (Pin 8) | Main input supply | Accepts 4.5–18 V; must be decoupled with ≥10-µF ceramic + optional 0.1-µF high-frequency cap near pin for stability. |
Key Features
| Feature | Design Value |
|---|---|
| D-CAP2™ adaptive on-time control | Enables zero-external-compensation design with fast transient response (<10 µs) and stable operation with ceramic output capacitors. |
| Pre-biased soft start | Prevents reverse current flow during startup when output is pre-charged - avoids output voltage collapse and ensures monotonic ramp-up. |
| Eco-mode™ auto-skip operation | Reduces light-load quiescent current to <10 µA while maintaining regulation - extends battery life in always-on subsystems. |
| Integrated 5.5-V VREG5 LDO | Eliminates need for external bias supply; powers internal logic and bootstrap circuit - simplifies BOM and layout. |
| Exposed thermal pad (DDA package) | Reduces θJA to 43.5°C/W; requires soldering to PCB ground plane with ≥6 thermal vias for reliable 6-A operation at 85°C ambient. |
Applications
| Digital TV Power Supply | Blu-ray Disc Player |
|---|---|
Use Scenario: Supplies 1.2 V/3 A core voltage to MPEG decoder SoC and 3.3 V/2 A I/O rail in 4K-capable digital television platforms. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering tightly regulated, low-noise DC power with fast load-step response to prevent video frame corruption. Use Value: D-CAP2™ control maintains <±15 mV output deviation during 3-A load transients, eliminating need for large bulk capacitance and reducing board area by 30%. |
Use Scenario: Powers laser driver IC, servo controller, and HDMI PHY in high-definition Blu-ray Disc™ players requiring clean, sequenced 1.8 V and 5 V rails. IC Role / Device Role / Timing Role: Dual-output capable (via external resistor networks) step-down converter providing independent, PG-monitored power domains. Use Value: Pre-biased soft start prevents latch-up during hot-plug insertion of optical modules; PG signal coordinates firmware initialization sequence. |
| Networking Home Terminal | Digital Set-Top Box (STB) |
Use Scenario: Delivers 1.05 V/6 A to ARM-based network processor and 3.3 V/1.5 A to Ethernet PHY in DOCSIS 3.1 cable modems and gateways. IC Role / Device Role / Timing Role: High-current main PMIC stage supporting burst-mode traffic with minimal voltage droop under 5-A dynamic load steps. Use Value: 650-kHz switching frequency balances efficiency (>92% at 1.05 V/4 A) and EMI filter size; thermal pad enables fanless operation in sealed enclosures. |
Use Scenario: Generates 1.2 V/4 A CPU core voltage and 1.8 V/2 A memory interface rail in IPTV-enabled STBs operating continuously in living-room environments. IC Role / Device Role / Timing Role: Main DC/DC converter with thermal shutdown (165°C) and hiccup-mode fault recovery for unattended, long-duration operation. Use Value: Eco-mode™ sustains >85% efficiency at 50-mA standby load - reduces no-load power consumption by 4× versus fixed-frequency alternatives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS56624DDAR | Same DDA package and pinout; lower 4-A rating; 42 mΩ/32 mΩ FETs; identical D-CAP2™ control and Eco-mode™. | Targeted for cost-sensitive, lower-current applications where 4-A peak suffices - e.g., legacy STB designs or auxiliary rails. | Select TPS56624DDAR only if output current requirement is ≤4 A and thermal margin allows higher RDS(on) losses. |
| MP2315DJ-LF-Z | Monolithic 6-A buck; 4.5–28 V input; 600-kHz fixed frequency; no VREG5 or PG; requires external compensation. | Suitable for simpler, non-sequenced systems lacking power-good signaling or bias supply needs - e.g., industrial sensors. | Choose MP2315DJ-LF-Z when board space permits external compensation components and PG/VREG5 functionality is unnecessary. |
Compared with TPS56628DDAR, TPS56624DDAR offers identical feature set at reduced current capacity and higher conduction loss, while MP2315DJ-LF-Z trades integrated features (VREG5, PG, D-CAP2™) for wider VIN range and lower BOM count in less demanding applications.
Availability
TPS56628DDAR is available at Aetrix Electronics and suitable for digital TV power supplies, Blu-ray Disc™ players, and networking home terminals requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TPS56628DDAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs - with decades of expertise in high-efficiency DC/DC conversion and automotive-grade reliability.
The TPS56628DDAR belongs to TI's D-CAP2™ synchronous buck converter product line, engineered for high-density, low-EMI power delivery in consumer electronics where fast transient response and light-load efficiency are critical.
FAQ
What is the maximum continuous output current supported by the TPS56628DDAR?
The TPS56628DDAR supports 6 A continuous output current under recommended operating conditions (TA ≤ 85°C, proper PCB thermal design). Its cycle-by-cycle overcurrent limit is specified at 6.6–8.9 A, and thermal shutdown activates at 165°C junction temperature - ensuring safe operation within this current range when the exposed thermal pad is correctly soldered to a multi-layer ground plane with ≥6 thermal vias.
Does the TPS56628DDAR require external compensation components?
No, the TPS56628DDAR does not require external compensation components. Its D-CAP2™ adaptive on-time control architecture integrates internal ramp generation and pseudo-fixed-frequency operation, enabling stable regulation with ceramic output capacitors without external RC networks - verified across 0.76 V to 5.5 V output ranges and input voltages from 4.5 V to 18 V.
How does the TPS56628DDAR handle pre-biased outputs during startup?
The TPS56628DDAR implements proprietary pre-biased soft start: when the output voltage exceeds the internal soft-start reference at power-up, it gradually enables the low-side FET with narrow, incrementally widening pulses - preventing reverse current flow and ensuring monotonic VOUT ramp-up. This behavior is intrinsic to the TPS56628DDAR and requires no external circuitry or configuration.
What is the function of the VREG5 pin on the TPS56628DDAR?
The VREG5 pin on the TPS56628DDAR is a dedicated 5.5-V internal LDO output that powers the gate drivers and bootstrap circuitry. It sources up to 5 mA and requires a 1-µF ceramic capacitor to GND. VREG5 is inactive when EN = 0 V, and its UVLO threshold (3.45–4.05 V) disables the device if input voltage drops below specification - making it both a functional supply and a protection monitor for the TPS56628DDAR.
Can the TPS56628DDAR operate with ceramic output capacitors only?
Yes, the TPS56628DDAR is specifically optimized for ceramic output capacitors. Its D-CAP2™ control loop uses internal ripple synthesis to maintain stability even with ultra-low-ESR ceramics - eliminating dependency on ESR-induced output ripple. Recommended values are 22 µF to 68 µF (e.g., two parallel 22-µF X5R MLCCs), with RMS current rating ≥0.286 A per capacitor at 6-A load.
TPS56628DDAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- D-CAP2™, Eco-Mode™
- Package/Case:
- 8-PowerSOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 0.765V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 6A
- Frequency - Switching:
- 650kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO PowerPad
TPS56628DDAR FAQ
1.How can I place an order for TPS56628DDAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS56628DDAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS56628DDAR reliable?
The price and inventory of TPS56628DDAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS56628DDAR is usually 5 days.
3.What payment methods are accepted for TPS56628DDAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS56628DDAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS56628DDAR?
TPS56628DDAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS56628DDAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS56628DDAR?
For technical support, including TPS56628DDAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS56628DDAR requirements.
6.How does Aetrix verify that TPS56628DDAR is sourced from the original manufacturer or authorized distributors?
All TPS56628DDAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS56628DDAR meets industry standards.
7.What is the process for return or replacement of TPS56628DDAR?
All TPS56628DDAR units undergo pre-shipment inspection (PSI). If there is an issue with TPS56628DDAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS56628DDAR part is unused and in its original packaging.
Return procedure for TPS56628DDAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS56628DDAR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
