Texas Instruments TPS57140MDRCREP
- Part No.:
- TPS57140MDRCREP
- Manufacturer:
- Texas Instruments
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TPS57140MDRCREP.pdf
- Description:
- IC REG BUCK ADJ 1.5A 10VSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,115
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS57140MDRCREP from Texas Instruments is a radiation-hardened, 42-V input, 1.5-A synchronous step-down DC/DC converter with integrated 200-mΩ high-side MOSFET, Eco-mode™ pulse-skipping control, 116-μA no-load quiescent current, and adjustable 100-kHz–2.5-MHz switching frequency - used in space-grade power supplies for satellite telemetry and payload regulation.
For engineers reviewing the TPS57140MDRCREP datasheet, TPS57140MDRCREP pinout, TPS57140MDRCREP application, or TPS57140MDRCREP equivalent, this page delivers verified electrical specs, military-grade thermal behavior (–55°C to 125°C), VSON-10 package layout, PWRGD open-drain power-good signaling, and precise EN/UVLO resistor-setting guidance - all validated against TI's SLVSD01B production data sheet.
Technical Context
This current-mode buck regulator implements fixed-frequency PWM with slope compensation to prevent subharmonic oscillation across 0–100% duty cycle. Its internal PLL on RT/CLK enables synchronization to external clocks up to 2.2 MHz while maintaining stable current-loop response.
The error amplifier features dual transconductance modes (97 μS normal / 26 μS slow-start) and compares VSENSE against either the 0.8-V internal reference or SS/TR tracking voltage. BOOT-to-PH UVLO at 2.1 V enables 100% duty-cycle dropout operation without external bootstrap diode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.5 V to 42 V - supports 12 V/24 V industrial buses and unregulated spacecraft bus rails. |
| Output Current | 1.5 A continuous - sufficient for FPGA I/O banks, ADC/DAC bias rails, and microcontroller core supplies. |
| Quiescent Current | 116 μA at no load - enables multi-year battery-backed operation in remote sensing nodes. |
| Switching Frequency | 100 kHz to 2.5 MHz - adjustable via RT resistor or external clock; allows optimization of inductor size vs. efficiency. |
| Power-Good Threshold | 92–109% of nominal output - open-drain PWRGD asserts low outside this window for system-level fault detection. |
| Reference Voltage | 0.8 V ±2% over –55°C to 125°C - sets output via resistor divider; enables 0.8 V minimum regulated output. |
| Shutdown Current | 1.5 μA at 25°C - ensures ultra-low leakage during deep sleep or safe-mode states. |
Pinout & Package
TPS57140MDRCREP is housed in a thermally enhanced 10-pin VSON package (3.0 mm × 3.0 mm) with exposed thermal pad tied to GND - requiring PCB land pattern per TI's DRC-10 mechanical drawing for optimal thermal performance and EMI control.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BOOT | Bootstrap supply node | Bias voltage source for high-side MOSFET gate; requires 0.1-μF X7R ceramic capacitor to PH. |
| VIN | Main power input | Accepts 3.5–42 V; powers internal circuitry and high-side driver; must be decoupled near package. |
| GND | Power and signal ground | Common return path; exposed thermal pad must be soldered to solid GND plane for RθJB = 20.8°C/W. |
| EN | Enable / UVLO control | Pull below 1.25 V to disable; internal 0.9-mA pullup enables resistor-divider UVLO threshold adjustment. |
| RT/CLK | Frequency setting / sync input | Resistor-to-GND sets fSW (100–2500 kHz); pulled above 2.2 V enters PLL sync mode for external clock alignment. |
| SS/TR | Slow-start / tracking control | Capacitor sets soft-start ramp time; resistor divider enables output voltage sequencing with other rails. |
| PH | Power switch node | Drain of internal high-side MOSFET; connects to inductor; forms switching node with BOOT and GND. |
| COMP | Error amplifier output | Connects to RC compensation network; drives current comparator; gm = 97 μS for loop stability tuning. |
| VSENSE | Feedback input | Inverting input of transconductance amplifier; monitors output via resistor divider; referenced to 0.8 V. |
| PWRGD | Power-good indicator | Open-drain output; pulls low when VOUT deviates >8% below or >9% above nominal - requires external pullup. |
Key Features
| Feature | Design Value |
|---|---|
| Eco-mode™ pulse-skipping | Maintains high light-load efficiency by skipping switching cycles while preserving regulation - critical for intermittent-sensing applications. |
| Integrated boot diode | Eliminates external bootstrap diode; reduces BOM count and layout area while enabling reliable 100% duty-cycle operation. |
| Adjustable UVLO hysteresis | Configurable via EN pin resistors - prevents brownout oscillation during input sag in automotive or avionics power systems. |
| Thermal shutdown | Activates at 182°C junction temperature - protects against sustained overload or inadequate heatsinking in sealed enclosures. |
| Frequency foldback | Reduces fSW during startup and overcurrent events - limits peak inductor current and improves fault recovery margin. |
Applications
| Avionics Power Sequencing | Satellite Payload Regulation |
|---|---|
Use Scenario: Power-up coordination of FPGAs, RF transceivers, and memory subsystems in LEO satellite payloads. IC Role / Device Role / Timing Role: Primary point-of-load regulator with SS/TR pin configured for voltage tracking to ensure strict rail-ordering compliance. Use Value: Prevents latch-up and back-powering by enforcing monotonic 3.3 V → 1.2 V → 1.8 V startup sequence under radiation-hardened conditions. |
Use Scenario: Stable 3.3 V supply for star tracker imagers and inertial measurement units (IMUs) in deep-space missions. IC Role / Device Role / Timing Role: Radiation-tolerant buck converter delivering 1.5 A with <116 μA quiescent draw during orbital eclipse periods. Use Value: Extends battery life between solar charging cycles while maintaining <±1% output accuracy over –55°C to 125°C. |
| Defense Radar Signal Chain | Industrial Control Module |
Use Scenario: Clean, low-noise 5 V rail for analog front-end amplifiers and high-speed ADCs in phased-array radar receivers. IC Role / Device Role / Timing Role: Synchronized buck converter locked to system clock via RT/CLK pin to minimize sampling jitter. Use Value: Reduces switching noise coupling into sensitive IF paths by aligning edge transitions with master timing domain. |
Use Scenario: 12 V to 3.3 V conversion for PLC I/O modules operating in harsh factory environments with wide ambient swings. IC Role / Device Role / Timing Role: Industrial-grade DC/DC with extended temperature range and PWRGD monitoring for watchdog-triggered fail-safe shutdown. Use Value: Enables real-time health reporting to controller CPU and automatic isolation of faulty power domains during brownout events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5140QDAPRQ1 | 42-V, 2.5-A, dual-channel synchronous buck with current-sharing capability; higher IQ (25 μA) but no Eco-mode. | Designed for automotive ADAS ECUs requiring redundancy; lacks space-grade qualification and extended temp support. | Choose for dual-rail designs needing channel interleaving and AEC-Q100 Grade 0 compliance - not for radiation-hardened use. |
| TPS57160QDRCRQ1 | 42-V, 1.6-A, automotive-qualified variant with identical pinout and Eco-mode; rated only to 125°C (not 125°C extended). | Qualified per AEC-Q100; includes automotive-specific fault logging but omits defense/aerospace traceability and extended lifecycle controls. | Choose for automotive infotainment or body electronics where MIL-PRF-38535 baseline and product-change notification are unnecessary. |
Compared with LM5140QDAPRQ1 and TPS57160QDRCRQ1, TPS57140MDRCREP uniquely delivers controlled baseline manufacturing, full military temperature range (–55°C to 125°C), and product traceability required for DoD and NASA programs - without sacrificing Eco-mode efficiency or 100-kHz–2.5-MHz flexibility.
Availability
TPS57140MDRCREP is available at Aetrix Electronics and suitable for aerospace power distribution, satellite telemetry subsystems, and defense-grade embedded computing requiring stable component supply across extended product lifecycles.
Supply support for TPS57140MDRCREP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability ICs - with decades of heritage in space-qualified power management solutions.
TPS57140MDRCREP belongs to TI's Enhanced Product (EP) family, engineered specifically for defense, aerospace, and medical applications demanding extended temperature operation, controlled baselines, and full product traceability.
FAQ
What is the maximum junction temperature rating for TPS57140MDRCREP?
The TPS57140MDRCREP has an absolute maximum junction temperature of 160°C and a recommended operating junction temperature range of –55°C to 125°C. Thermal shutdown activates at 182°C to protect the device during overload. For long-term reliability, TI recommends limiting steady-state TJ to ≤150°C using the provided RθJA (56.5°C/W) and RθJB (20.8°C/W) metrics in layout design.
Does TPS57140MDRCREP require an external bootstrap diode?
No, the TPS57140MDRCREP integrates a boot recharge diode, eliminating the need for an external component. A 0.1-μF X7R ceramic capacitor must be placed between BOOT and PH pins. This integration reduces BOM count and improves reliability in high-vibration aerospace environments where discrete diodes may fatigue.
How is the switching frequency set on TPS57140MDRCREP?
The TPS57140MDRCREP supports two frequency-setting methods: (1) Connect a resistor from RT/CLK to GND to set fSW from 100 kHz to 2.5 MHz per TI's resistance-vs-frequency curves; (2) Drive RT/CLK with an external clock signal (300–2200 kHz) after pulling the pin above 2.2 V to enable PLL sync mode. Both methods are mutually exclusive and validated in the SLVSD01B datasheet.
What is the function of the SS/TR pin on TPS57140MDRCREP?
The SS/TR pin on TPS57140MDRCREP serves dual roles: (1) Slow-start - connect a capacitor to control output voltage ramp rate and limit inrush current; (2) Tracking - apply a resistor divider to match another rail's voltage profile for precise power sequencing. During faults, the pin discharges to ensure repeatable restart behavior - a key requirement in mission-critical systems.
Can TPS57140MDRCREP operate with 100% duty cycle?
Yes, the TPS57140MDRCREP supports 100% duty cycle operation as long as the BOOT-to-PH voltage remains ≥2.1 V. When BOOT-PH drops below this threshold, the high-side MOSFET turns off and the low-side path conducts to recharge the bootstrap capacitor - enabling dropout operation down to VIN ≈ VOUT + 2.1 V, confirmed in Figures 26–27 of the SLVSD01B datasheet.
TPS57140MDRCREP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- SWIFT™
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.5V
- Voltage - Input (Max):
- 42V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 39V
- Current - Output:
- 1.5A
- Frequency - Switching:
- 100kHz ~ 2.5MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSON (3x3)
TPS57140MDRCREP FAQ
1.How can I place an order for TPS57140MDRCREP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS57140MDRCREP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS57140MDRCREP reliable?
The price and inventory of TPS57140MDRCREP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS57140MDRCREP is usually 5 days.
3.What payment methods are accepted for TPS57140MDRCREP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS57140MDRCREP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS57140MDRCREP?
TPS57140MDRCREP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS57140MDRCREP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS57140MDRCREP?
For technical support, including TPS57140MDRCREP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS57140MDRCREP requirements.
6.How does Aetrix verify that TPS57140MDRCREP is sourced from the original manufacturer or authorized distributors?
All TPS57140MDRCREP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS57140MDRCREP meets industry standards.
7.What is the process for return or replacement of TPS57140MDRCREP?
All TPS57140MDRCREP units undergo pre-shipment inspection (PSI). If there is an issue with TPS57140MDRCREP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS57140MDRCREP part is unused and in its original packaging.
Return procedure for TPS57140MDRCREP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS57140MDRCREP Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

