My Inquiry
My Account
Texas Instruments TPS60122PWP
- Part No.:
- TPS60122PWP
- Manufacturer:
- Texas Instruments
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS60122PWP.pdf
- Description:
- IC REG CHARGE PUMP 3.3V 20HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:324
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS60122PWP from Texas Instruments is a regulated 3.3-V ±4% charge-pump DC/DC converter delivering up to 100 mA output current from a 1.8-V to 3.6-V input (e.g., two alkaline/NiMH cells), featuring 55-µA quiescent current, 0.05-µA shutdown current, and integrated low-battery detection. It targets space-constrained portable instrumentation requiring stable 3.3-V rail generation without inductors.
For engineers reviewing the TPS60122PWP datasheet, TPS60122PWP pinout, TPS60122PWP application, or TPS60122PWP equivalent, key selection criteria include its 100-mA output capability at 3.3 V ±4%, adaptive 1.5×/2× mode switching for wide-input efficiency, low-battery comparator (LBI/LBO), and thermally enhanced 20-pin PowerPAD (PWP) package compatibility with compact battery-powered designs.
Technical Context
The TPS60122PWP implements ACTIVE-CYCLE regulation with fixed-frequency operation under heavy load and pulse-skip mode at light loads-reducing quiescent current while maintaining low output ripple. Its dual single-ended charge-pump architecture automatically selects between 1.5× and voltage-doubler conversion based on input voltage and load current to sustain high efficiency across the full 1.8–3.6-V input range.
It integrates a 1.21-V bandgap reference, internal resistive feedback divider, error amplifier, MOSFET power switches, start-up current limiting, undervoltage lockout (1.6 V), and short-circuit protection (115 mA). The LBI input compares external battery voltage against the 1.21-V reference; LBO provides open-drain low-battery indication with programmable trip via external resistor divider.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 3.3 V ±4% - tightly regulated rail for logic and analog circuitry powered by two-cell batteries |
| Max Output Current | 100 mA - sufficient for microcontroller peripherals, sensors, and low-power displays in handheld devices |
| Input Voltage Range | 1.8 V to 3.6 V - supports full discharge curve of two alkaline, NiCd, or NiMH cells |
| Quiescent Current | 55 µA - extends battery life in always-on monitoring functions without compromising startup speed |
| Shutdown Current | 0.05 µA - enables ultra-low-power sleep states with complete load isolation from input |
| Switching Frequency | 210–450 kHz - balances EMI suppression and capacitor size; no inductor required |
| Low-Battery Detection | 1.21 V ±5% internal reference - allows precise battery end-of-life signaling via external R-divider |
Pinout & Package
The TPS60122PWP is housed in a 20-pin thermally enhanced PowerPAD™ TSSOP (PWP) package with exposed thermal pad for improved power dissipation. Pin numbering follows standard top-view orientation with pin 1 at bottom-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (pins 1,2,19,20) | Analog ground reference | Provides low-noise return path for internal bandgap, error amplifier, and feedback circuitry; must be short-traced to PGND |
| ENABLE (pin 3) | Logic enable input | Active-high control: drives device into shutdown (0.05 µA IQ) when pulled low; disconnects load from input |
| FB (pin 4) | Feedback input | Connects directly to regulated output (OUT); internal 1.21-V reference sets 3.3-V regulation via fixed resistive divider |
| OUT (pins 5,16) | Regulated power output | Dual pins reduce IR drop and improve current sharing; bypassed with 22-µF ceramic CO capacitor near load |
| C1+, C1− (pins 6,8) | Flying capacitor terminals | Interface with 2.2-µF ceramic C1 to implement first stage of charge-pump voltage multiplication |
| C2+, C2− (pins 13,15) | Flying capacitor terminals | Interface with second 2.2-µF ceramic C2 to complete dual-stage charge-pump topology |
| IN (pins 7,14) | Input supply | Accepts 1.8–3.6-V source; dual pins minimize trace resistance; bypassed with 10-µF ceramic Ci |
| PGND (pins 9–12) | Power ground | Carries high-switching currents from flying capacitors; must be connected together and tied to thermal pad |
| LBI (pin 18) | Low-battery input | Compares external battery voltage to 1.21-V reference; connect to ground if unused |
| LBO (pin 17) | Low-battery output | Open-drain indicator; requires 100-kΩ–1-MΩ pullup to OUT; sinks 1 mA when triggered |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive 1.5×/2× conversion mode | Automatically selects optimal gain ratio based on VI and IO to maintain >85% efficiency across full input range |
| Pulse-skip regulation | Halts switching during light-load over-regulation, reducing IQ to 55 µA and isolating load from input |
| No-inductor design | Eliminates magnetic EMI concerns and board area; uses only four low-ESR ceramic capacitors |
| Integrated low-battery detector | Enables system-level battery management with programmable trip point (±6% total accuracy) using external R-divider |
| Thermally enhanced PWP package | 20-pin PowerPAD delivers 700 mW power rating at TA ≤ 25°C with RθJA = 178°C/W for reliable operation in sealed enclosures |
Applications
| Medical Glucose Monitoring | Handheld Test Equipment |
|---|---|
Use Scenario: Portable blood glucose meters operating from two AA alkaline cells with intermittent sensor excitation and LCD display. IC Role / Device Role / Timing Role: Generates stable 3.3-V supply for MCU, ADC, and electrochemical sensor interface while detecting battery depletion before measurement error occurs. Use Value: Enables accurate single-use test strip readings down to 1.8 V input; LBO signal triggers low-battery alert before critical voltage threshold is crossed. | Use Scenario: Battery-powered multimeters and oscilloscope probes requiring clean, low-noise 3.3-V rails for precision analog front-ends. IC Role / Device Role / Timing Role: Provides regulated 3.3-V output with <10-mVpp ripple at 100 mA, supporting 16-bit ADC references and op-amp biasing without inductor-induced noise. Use Value: Achieves <0.3%/V line regulation and 0.003%/mA load regulation-critical for sub-millivolt measurement accuracy across battery discharge. |
| PDAs & Organizers | Backup-Battery Boost Converters |
Use Scenario: Legacy PDAs with flash memory, touch controllers, and monochrome LCDs drawing bursty 50–100 mA loads from dual-cell packs. IC Role / Device Role / Timing Role: Supplies regulated 3.3-V rail during CPU wake cycles and display updates; enters pulse-skip mode during idle to extend runtime. Use Value: Delivers 100 mA peak current with 10-µs shutdown exit time-enabling fast resume from deep sleep without voltage sag or brownout. | Use Scenario: Real-time clock (RTC) backup circuits where main supply fails and coin cell must sustain 3.3-V rail for SRAM and timekeeping. IC Role / Device Role / Timing Role: Acts as boost converter from 1.8–2.2-V coin cell (e.g., CR2032) to 3.3-V RTC/SRAM rail with automatic shutdown below 1.6-V UVLO. Use Value: Supports >200-hour backup runtime at 10-µA load; 0.05-µA shutdown current minimizes coin cell drain during long-term storage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar charge-pump DC/DC converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS60120PWP | Same PWP package and 3.3-V output, but rated for 200 mA continuous output and identical low-battery detection features | Supports higher-current peripherals (e.g., SD card interfaces, brighter displays) without redesign | Select when system peak load exceeds 100 mA but retains same footprint and battery monitoring requirements |
| MAX680ESA+ | 3.3-V ±4% output, 100 mA, SO-8 package; no integrated low-battery comparator; requires external feedback resistors | Lacks LBI/LBO functionality; needs additional components for battery monitoring | Choose for cost-sensitive, non-battery-critical applications where PCB area is constrained and external supervision is acceptable |
Compared with TPS60122PWP, TPS60120PWP offers double the output current in identical packaging and feature set, while MAX680ESA+ trades integration for smaller footprint and lower BOM count-but requires external circuitry for battery state awareness.
Availability
TPS60122PWP is available at Aetrix Electronics and suitable for medical glucose meters, handheld test equipment, PDAs, and backup-battery boost converters requiring stable component supply, long-lifecycle support, and consistent parametric performance across temperature.
Supply support for TPS60122PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with decades of expertise in battery-efficient power conversion.
The TPS6012x product line was designed specifically for space-constrained, battery-powered portable instrumentation-delivering regulated 3.3-V or 3-V outputs without inductors while integrating battery health monitoring and ultra-low-power shutdown.
FAQ
What is the maximum continuous output current specification for the TPS60122PWP?
The TPS60122PWP is rated for a maximum continuous output current of 100 mA at 3.3 V ±4% under recommended operating conditions (VI = 1.8 V to 3.6 V, TJ ≤ 125°C). This is confirmed in the Absolute Maximum Ratings table and Electrical Characteristics section of the SLVS257B datasheet, distinguishing it from the 200-mA variants like TPS60120PWP. The 100-mA limit ensures thermal stability in the PWP package across the full temperature range.
Does the TPS60122PWP include a power-good (PG) output or low-battery (LBO) output?
The TPS60122PWP includes a low-battery output (LBO) and low-battery input (LBI), not a power-good output. As specified in the "AVAILABLE OPTIONS" table and Terminal Functions section, TPS60122PWP belongs to the LBI/LBO variant group (alongside TPS60120PWP and TPS60124PWP). Pin 17 is LBO (open-drain), and pin 18 is LBI-whereas PG functionality is exclusive to TPS60121/TPS60123/TPS60125 variants.
What external components are required to operate the TPS60122PWP?
The TPS60122PWP requires exactly four external capacitors: a 10-µF ceramic input capacitor (Ci), two 2.2-µF ceramic flying capacitors (C1 and C2), and a 22-µF ceramic output capacitor (CO). No resistors or inductors are needed. The internal feedback divider sets the 3.3-V output, and LBI/LBO functionality only requires optional external resistors if battery monitoring is implemented-making it a true 4-component solution per the datasheet's "Only Four External Components Required" claim.
How does the TPS60122PWP achieve high efficiency across a wide input voltage range?
The TPS60122PWP achieves high efficiency by automatically selecting between 1.5× and voltage-doubler (2×) conversion modes based on real-time input voltage and load current. Below ~2.4 V input, it operates in doubler mode for higher gain; above that, it switches to 1.5× mode to reduce switching losses. This adaptive mode switching-documented in the "adaptive mode switching" section-is coordinated with ACTIVE-CYCLE regulation to maintain >85% efficiency from 1.8 V to 3.6 V at 100 mA.
What is the shutdown current and load isolation behavior of the TPS60122PWP?
The TPS60122PWP draws a maximum of 1 µA shutdown supply current, with typical value of 0.05 µA, when ENABLE is pulled low. Critically, the device fully disconnects the load from the input during shutdown-verified in the "shutdown" section and Electrical Characteristics table (Ilkg(OUT) = 1 µA max). This prevents battery drain through parasitic paths and enables true zero-power sleep states in portable systems.
TPS60122PWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.8V
- Voltage - Input (Max):
- 3.6V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 100mA
- Frequency - Switching:
- 320kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
TPS60122PWP FAQ
1.How can I place an order for TPS60122PWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS60122PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS60122PWP reliable?
The price and inventory of TPS60122PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS60122PWP is usually 5 days.
3.What payment methods are accepted for TPS60122PWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS60122PWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS60122PWP?
TPS60122PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS60122PWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS60122PWP?
For technical support, including TPS60122PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS60122PWP requirements.
6.How does Aetrix verify that TPS60122PWP is sourced from the original manufacturer or authorized distributors?
All TPS60122PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS60122PWP meets industry standards.
7.What is the process for return or replacement of TPS60122PWP?
All TPS60122PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS60122PWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS60122PWP part is unused and in its original packaging.
Return procedure for TPS60122PWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS60122PWP Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
