Texas Instruments TPS60210DGSR
- Part No.:
- TPS60210DGSR
- Manufacturer:
- Texas Instruments
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS60210DGSR.pdf
- Description:
- IC REG CHARGE PUMP 3.3V 10VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:9,385
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS60210DGSR from Texas Instruments is a regulated 3.3-V step-up charge pump IC designed for battery-powered systems requiring inductorless DC/DC conversion. It delivers ≥100 mA continuous output current from a 1.6–3.6-V input, achieves <5-mVPP output ripple via push-pull topology, operates with 35-µA quiescent current in normal mode and 2-µA in snooze mode, and integrates a low-battery detector (LBI/LBO) - used in glucose meters, MSP430-based portable instruments, and dual-cell alkaline/NiMH-powered devices.
For engineers reviewing the TPS60210DGSR datasheet, TPS60210DGSR pinout, TPS60210DGSR application, or TPS60210DGSR equivalent, key selection criteria include its 10-pin MSOP (DGS) package, 3.3-V ±4% regulated output, ultra-low 2-µA snooze-mode current, external clock synchronization capability (up to 800 kHz), and compatibility with only four ceramic capacitors - eliminating inductors and minimizing EMI in space-constrained designs.
Technical Context
The TPS60210DGSR implements a dual single-ended charge-pump architecture operating in 180° push-pull phase, enabling continuous charge transfer to maintain low output ripple without output capacitor buffering. Its control logic supports three SNOOZE-pin–programmable modes: snooze (2-µA IQ, 2-mA load limit), normal (linskip mode switching between pulse-skip and constant-frequency linear regulation), and external-clock synchronized operation.
It features an integrated low-battery comparator with 1.18-V ±5% trip threshold referenced to LBI, open-drain LBO output, and start-up precharge that connects IN to OUT until VOUT reaches 0.8 × VIN. The device maintains regulation down to 1.6-V input and includes short-circuit protection limiting output current to ~60 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | 3.3 V ±4% (regulated across 1.6–3.6-V input and 0–100-mA load) |
| Input voltage range | 1.6 V to 3.6 V (supports two alkaline/NiMH cells or one Li-MnO₂ coin cell) |
| Max continuous output current | 100 mA at VIN ≥ 2 V (enables powering microcontrollers and sensors without thermal derating) |
| Output voltage ripple | <5 mVPP (achieved via push-pull charge transfer; eliminates need for large output capacitance) |
| Quiescent current | 35 µA typical (normal mode); 2 µA typical (snooze mode - lower than most battery self-discharge rates) |
| Switching frequency | 200–400 kHz internal; up to 800 kHz externally synchronized (avoids 455-kHz IF band interference) |
| Low-battery detection | 1.18-V ±5% threshold on LBI pin; open-drain LBO output with user-configurable trip via resistive divider |
Pinout & Package
TPS60210DGSR is housed in a 10-pin MSOP package (DGS), measuring 3.0 mm × 3.0 mm × 1.0 mm, tape-and-reel packaged (R suffix). Pin functions are validated per TI SLVS296 datasheet Figure DGS package diagram and Terminal Functions table.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LBI | Low-battery detector input | Accepts voltage divider from battery; trips at 1.18 V ±5% to assert LBO; connect to GND if unused |
| GND | Ground reference | Common return for input, output, and internal circuitry; pin 2 is primary ground connection |
| C1−, C1+ | Flying capacitor terminals (C1) | Form first half of push-pull charge pump; require 1-µF low-ESR ceramic capacitor |
| OUT | Regulated 3.3-V output | Supplies load; bypassed to GND with ≥2.2-µF ceramic capacitor (Co) |
| C2−, C2+ | Flying capacitor terminals (C2) | Form second half of push-pull charge pump; 180° out-of-phase with C1; same capacitor requirement |
| LBO | Open-drain low-battery output | Pulled low when LBI < 1.18 V; requires external pullup to OUT or ≤3.6-V rail; high-impedance in snooze mode |
| IN | Input power supply | Accepts 1.6–3.6-V source; bypassed to GND with ≥2.2-µF ceramic capacitor (Ci) |
| SNOOZE | Mode control input | Low = snooze (2-µA IQ); high = normal linskip mode; AC signal = external clock sync (≤800 kHz) |
Key Features
| Feature | Design Value |
|---|---|
| Inductorless architecture | Enables ultra-low-EMI, compact PCB layout using only four ceramic capacitors - no magnetic components required |
| Push-pull charge-pump topology | Delivers continuous charge transfer to output, reducing output voltage ripple to <5 mVPP without large Co |
| Three-mode SNOOZE control | Supports ultralow-power sleep (2 µA), efficient light-load operation (pulse-skip), and noise-controlled sync mode |
| Integrated low-battery detector | Provides system-level battery monitoring with user-adjustable trip point (1.13–1.23 V) and open-drain warning output |
| Start-up precharge | Connects IN to OUT during startup to rapidly charge Co, avoiding inrush current and ensuring fast VOUT ramp-up |
Applications
| Glucose Meters | MSP430-Based Portable Instruments |
|---|---|
Use Scenario: Handheld medical device powered by two AA alkaline cells with strict battery life and size constraints. IC Role / Device Role / Timing Role: Regulated 3.3-V supply for ADC, LCD driver, and low-power MCU; low-battery warning triggers display alert before critical discharge. Use Value: 2-µA snooze current extends shelf life; push-pull ripple performance ensures clean analog measurements without added filtering. |
Use Scenario: Battery-operated data logger using MSP430F2xx with intermittent sensing and long sleep intervals. IC Role / Device Role / Timing Role: Primary 3.3-V rail generator; SNOOZE pin tied to MCU GPIO to enter ultralow-IQ mode during deep sleep. Use Value: Eliminates inductor cost/size/EMI; 100-mA output supports active sensor bursts; linskip mode maintains efficiency across dynamic load profiles. |
| MP3 Audio Players | Cordless Phones / PDAs |
Use Scenario: Portable audio player running from two NiMH cells (1.6–2.4 V) with variable load (DAC, headphone amp, flash memory). IC Role / Device Role / Timing Role: Main system supply; external clock sync aligns switching harmonics away from audio band to prevent audible noise. Use Value: 400-kHz max internal frequency avoids IF interference; <5-mVPP ripple prevents audible artifacts in analog audio path. |
Use Scenario: Compact cordless phone base station or PDA requiring stable 3.3-V rail from dual-cell alkaline pack. IC Role / Device Role / Timing Role: Efficient boost converter with integrated LBO to trigger battery replacement indicator before brownout. Use Value: 90% peak efficiency extends talk time; 10-pin MSOP footprint fits tight board areas; no inductor simplifies FCC radiated emissions testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar regulated charge-pump applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS60211DGSR | Same 10-pin DGS package and 3.3-V/100-mA output, but replaces LBI/LBO with power-good (PG) output; no low-battery detection | Used where system monitors output regulation (e.g., FPGA configuration), not battery level | Select TPS60211DGSR when PG assertion on valid VOUT is required instead of battery warning |
| MAX860ESA+ | 3.3-V/100-mA charge pump in 8-pin SOIC; no snooze mode, no LBI/LBO, fixed 500-kHz frequency; higher IQ (120 µA) | Legacy designs prioritizing footprint compatibility over ultra-low-power sleep | Choose MAX860ESA+ only if board space allows SOIC and snooze-mode current is not required |
Compared with TPS60210DGSR, TPS60211DGSR offers identical regulation and efficiency but swaps low-battery detection for power-good signaling - making it unsuitable for battery-monitoring systems. MAX860ESA+ lacks snooze mode and uses larger packaging, resulting in higher static power and less design flexibility in portable applications.
Availability
TPS60210DGSR is available at Aetrix Electronics and suitable for glucose meters, MSP430-based portable instruments, and MP3 audio players requiring stable component supply, long battery life, and inductorless power conversion.
Supply support for TPS60210DGSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-efficiency, low-noise power solutions.
The TPS6021x family was designed specifically for space-constrained, battery-powered applications needing regulated 3.3-V output without inductors - targeting medical devices, portable instrumentation, and consumer electronics where EMI, size, and standby current are critical.
FAQ
What is the minimum input voltage supported by the TPS60210DGSR?
The TPS60210DGSR supports a minimum input voltage of 1.6 V, enabling reliable operation down to the end-of-life voltage of two alkaline or NiMH cells. This specification is confirmed in the Recommended Operating Conditions table of the SLVS296 datasheet, where VI(MIN) = 1.6 V applies across the full temperature range (−40°C to 85°C) and load conditions.
Does the TPS60210DGSR require external inductors?
No, the TPS60210DGSR is an inductorless charge-pump DC/DC converter. It uses only four external ceramic capacitors - two flying capacitors (C1, C2), one input capacitor (Ci), and one output capacitor (Co) - to generate a regulated 3.3-V output. This architecture eliminates magnetic components, reduces EMI, and saves board space compared to inductive boost converters.
How does the snooze mode function on the TPS60210DGSR?
The TPS60210DGSR enters snooze mode when the SNOOZE pin is driven low, reducing quiescent current to 2 µA typical while maintaining output regulation within 3.3 V ±6%. Load current is limited to 2 mA in this mode. If load exceeds 2 mA, the device automatically exits snooze and resumes normal operation without requiring a reset or reconfiguration.
Can the TPS60210DGSR be synchronized to an external clock?
Yes, the TPS60210DGSR accepts an external clock signal applied to the SNOOZE pin, supporting frequencies from 400 kHz to 800 kHz. The internal charge-pump switching frequency becomes half the external clock frequency. This feature enables precise harmonic control to avoid sensitive frequency bands such as the 455-kHz IF stage in radio receivers.
What is the purpose of the LBI and LBO pins on the TPS60210DGSR?
The LBI (low-battery input) and LBO (low-battery output) pins implement an integrated battery-monitoring function. LBI accepts a resistor divider from the battery to set a user-defined trip voltage (typically 1.18 V); when battery voltage drops below this threshold, LBO asserts low as an open-drain signal. This allows host systems to issue low-battery warnings without additional comparator circuitry.
TPS60210DGSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 1.6V
- Voltage - Input (Max):
- 3.6V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 100mA
- Frequency - Switching:
- 300kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSSOP
TPS60210DGSR FAQ
1.How can I place an order for TPS60210DGSR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS60210DGSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS60210DGSR reliable?
The price and inventory of TPS60210DGSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS60210DGSR is usually 5 days.
3.What payment methods are accepted for TPS60210DGSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS60210DGSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS60210DGSR?
TPS60210DGSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS60210DGSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS60210DGSR?
For technical support, including TPS60210DGSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS60210DGSR requirements.
6.How does Aetrix verify that TPS60210DGSR is sourced from the original manufacturer or authorized distributors?
All TPS60210DGSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS60210DGSR meets industry standards.
7.What is the process for return or replacement of TPS60210DGSR?
All TPS60210DGSR units undergo pre-shipment inspection (PSI). If there is an issue with TPS60210DGSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS60210DGSR part is unused and in its original packaging.
Return procedure for TPS60210DGSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS60210DGSR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
