Texas Instruments TPS60210EVM-167
- Part No.:
- TPS60210EVM-167
- Manufacturer:
- Texas Instruments
- Package:
- Datasheet:
-
TPS60210EVM-167.pdf
- Description:
- EVAL BOARD FOR TPS60210
- Quantity:
- Payment:

- Shipping:

Inventory:3,746
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS60210EVM-167 from Texas Instruments is an evaluation module designed to characterize the TPS60210 regulated low-ripple charge pump DC/DC converter, delivering 3.3 V at up to 100 mA from a 1.8–3.6 V input. It implements snooze mode (2 µA quiescent current), low-battery detection (LBI/LBO with 2.0 V trip on board), and external clock synchronization capability. The board supports rapid prototyping of battery-powered portable electronics requiring compact, low-noise voltage doubling.
For engineers reviewing the TPS60210EVM-167 datasheet, TPS60210EVM-167 pinout, TPS60210EVM-167 application, or TPS60210EVM-167 equivalent, this page provides verified physical layout data, component-level BOM details, dual-inline socket interface mapping, setup procedures for normal/snooze/synchronized operation, and measured performance context tied directly to the TPS60210 IC's electrical behavior.
Technical Context
The TPS60210EVM-167 is a single-layer PCB sized 17.9 mm × 10.2 mm, built to fit a 14-pin DIP socket (pins 1–3, 7–8, 12–14 used). It integrates the TPS60210 IC with four ceramic capacitors (C1/C2 = 1 µF X5R/X7R flying caps; C3/C4 = 2.2 µF input/output caps) and five passive components enabling LBI threshold setting (R1/R2), LBO pullup (R3), and SNOOZE control (R4).
It supports three operational modes: default normal mode (via R4 pullup), snooze mode (via grounded SNOOZE), and external clock synchronization (400–800 kHz applied to SNOOZE). The board includes a 100 nF filter capacitor (C5) on LBI to suppress noise-induced oscillation at the 2.0 V low-battery trip point.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Board Type | Evaluation module for TPS60210 regulated charge pump IC |
| Physical Dimensions | 17.9 mm × 10.2 mm single-layer PCB |
| Socket Interface | 14-pin DIP footprint with 7 active pins (IN, OUT, GND×2, LBI, SNOOZE, LBO) |
| Input Voltage Range | 1.6 V to 3.6 V - validated per TPS60210 operating limits |
| Output Capability | 3.3 V ±6% at ≥100 mA (VI ≥ 2.0 V); supports resistive loads down to 33 Ω |
| LBI Trip Voltage | 2.0 V (set by R1=402 kΩ / R2=576 kΩ divider from VI) |
| Snooze Quiescent Current | 2 µA typical - requires removal of R1, R2, R4 for accurate measurement |
Availability
TPS60210EVM-167 is available at Aetrix Electronics and suitable for battery-powered portable electronics, low-power sensor nodes, and handheld medical devices requiring stable component supply during design validation and pre-production testing phases.
Supply support for TPS60210EVM-167 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies, with decades of leadership in precision power conversion and evaluation platform development.
The TPS60210EVM-167 belongs to TI's Power Management Evaluation Modules product line, engineered specifically to accelerate characterization and integration of the TPS6021x family of regulated charge pumps in space-constrained, low-quiescent-current applications.
FAQ
What is the primary function of the TPS60210EVM-167?
The TPS60210EVM-167 is an evaluation module that enables hardware engineers to test and validate the performance of the TPS60210 regulated charge pump IC. It provides immediate access to key signals-including IN, OUT, GND, LBI, LBO, and SNOOZE-on a compact 14-pin DIP-compatible board, allowing rapid assessment of output regulation, low-battery detection, snooze mode efficiency, and external clock synchronization without custom PCB design.
How do I configure the TPS60210EVM-167 for snooze mode operation?
To enable snooze mode on the TPS60210EVM-167, drive the SNOOZE pin (Socket Pin 13) to ground using an external logic signal or jumper. Note that the onboard R4 (1 MΩ pullup) must be removed or disconnected to prevent conflict; otherwise, the device remains in normal mode. Accurate quiescent current measurement (<2 µA) also requires removal of R1, R2, and R4 to eliminate parasitic leakage paths.
Can the TPS60210EVM-167 be used with other ICs in the TPS6021x family?
Yes, the TPS60210EVM-167 can evaluate TPS60211, TPS60212, and TPS60213 by replacing the IC. For TPS60211/TPS60213, remove R1 and R2 and connect LBI to GND; the LBO pad then functions as a power-good (PG) indicator. The board's layout, capacitor selection, and socket interface remain compatible across the family, supporting comparative analysis of regulation accuracy, ripple, and startup behavior under identical test conditions.
What are the critical layout features of the TPS60210EVM-167?
The TPS60210EVM-167 uses a single-layer PCB with all components and traces on the top side only-optimized for minimal parasitic inductance in the charge pump switching loop. Its 17.9 mm × 10.2 mm footprint matches a standard 14-pin DIP socket, and the placement of C1/C2 (flying caps) adjacent to the IC and C3/C4 (input/output caps) near respective power pins follows TI's recommended layout for low-ripple performance and EMI reduction.
How is low-battery detection implemented on the TPS60210EVM-167?
Low-battery detection on the TPS60210EVM-167 uses the TPS60210's LBI input and open-drain LBO output. A resistor divider (R1=402 kΩ, R2=576 kΩ) sets the trip point to 2.0 V when referenced to input voltage (VI), compared against the internal 1.18 V reference. An optional 100 nF filter capacitor (C5) suppresses noise on LBI. LBO is pulled up to VO via R3 (1 MΩ), producing a clean high-to-low transition when VI drops below the threshold.
TPS60210EVM-167 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Main Purpose:
- DC/DC, Step Up
- Outputs and Type:
- 1 Non-Isolated Output
- Voltage - Output:
- -
- Current - Output:
- 3.3V
- Voltage - Input:
- 100mA
- Regulator Topology:
- 1.8V ~ 3.6V
- Frequency - Switching:
- Boost
- Contents:
- -
- Utilized IC / Part:
- Board(s)
- Power - Output:
- TPS60210
TPS60210EVM-167 FAQ
1.How can I place an order for TPS60210EVM-167 through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS60210EVM-167 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS60210EVM-167 reliable?
The price and inventory of TPS60210EVM-167 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS60210EVM-167 is usually 5 days.
3.What payment methods are accepted for TPS60210EVM-167?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS60210EVM-167 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS60210EVM-167?
TPS60210EVM-167 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS60210EVM-167 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS60210EVM-167?
For technical support, including TPS60210EVM-167 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS60210EVM-167 requirements.
6.How does Aetrix verify that TPS60210EVM-167 is sourced from the original manufacturer or authorized distributors?
All TPS60210EVM-167 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS60210EVM-167 meets industry standards.
7.What is the process for return or replacement of TPS60210EVM-167?
All TPS60210EVM-167 units undergo pre-shipment inspection (PSI). If there is an issue with TPS60210EVM-167, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS60210EVM-167 part is unused and in its original packaging.
Return procedure for TPS60210EVM-167:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS60210EVM-167 Tags

-
DFR0571
DFRobot

-
DFR0379
DFRobot

-
DFR0205
DFRobot

-
1385
Adafruit Industries LLC
-
COM-15208
SparkFun Electronics

-
1944
Adafruit Industries LLC

-
2465
Adafruit Industries LLC

-
DC2468A
Analog Devices Inc.

-
DC2841A
Analog Devices Inc.

-
TPS552892EVM-111
Texas Instruments

-
TPS55289EVM-093
Texas Instruments

-
EPC9158
EPC
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
