My Inquiry
My Account
Texas Instruments TPS60310DGSR
- Part No.:
- TPS60310DGSR
- Manufacturer:
- Texas Instruments
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS60310DGSR.pdf
- Description:
- IC REG CHARGE PUMP 2VIN 10VSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,857
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS60310DGSR from Texas Instruments is a dual-output, regulated charge pump DC/DC converter optimized for single-cell alkaline/NiMH/NiCd batteries (0.9–1.8 V input), delivering 2×VIN on OUT1 (up to 40 mA) and regulated 3.3 V ±4% on OUT2 (up to 20 mA) with snooze-mode quiescent current <2 µA. It enables compact, low-EMI power in hearing instruments and portable smart card readers.
For engineers reviewing the TPS60310DGSR datasheet, TPS60310DGSR pinout, TPS60310DGSR application, or TPS60310DGSR equivalent, this page delivers verified technical context, package mapping, real-world efficiency curves, power-good interface behavior, and validated alternative selection guidance for battery-powered space-constrained designs.
Technical Context
The TPS60310DGSR integrates two independent charge pump stages: a voltage doubler (CP1) generating OUT1 at 2×VIN, and a regulated 1.5×/2× charge pump (CP2) with internal reference and error amplifier delivering stable 3.3 V on OUT2. Automatic mode selection between 3× and 4× conversion maintains >90% peak efficiency across 0.9–1.8 V input range.
Snooze mode disables the main error amplifier (4% tolerance, 50 µA supply) and engages a low-power 10% tolerance regulator (2 µA typical IQ) when load drops below 1–4 mA on OUT2-enabling ultra-low-power operation compatible with MSP430 microcontroller sleep states. The open-drain PG output asserts high when OUT2 reaches ≥98% of nominal voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 0.9 V to 1.8 V - supports single alkaline/NiMH/NiCd cell without undervoltage lockout |
| OUT2 Output Voltage | 3.3 V ±4% - tightly regulated rail for analog sensors or low-voltage logic requiring stable reference |
| OUT1 Output Capability | 2×VIN, up to 40 mA - provides unregulated but scalable bias for LEDs, displays, or auxiliary circuitry |
| Peak Efficiency | 90% at 1.25 V input and 20 mA OUT2 load - minimizes battery drain in portable medical instruments |
| Snooze Mode IQ | 1.5–4 µA at ≤25°C - extends shelf life and runtime in intermittently active devices like pagers |
| Switching Frequency | 470–900 kHz - enables use of small 1-µF ceramic capacitors and reduces EMI vs. low-frequency alternatives |
| Power-Good Output | Open-drain PG with 98% trip threshold - enables precise power-up sequencing and brownout detection |
Pinout & Package
TPS60310DGSR is housed in a 10-pin MSOP (DGS) package measuring 3.05 mm × 4.98 mm, optimized for high-density PCB layouts in hearing aids and metering applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SNOOZE (Pin 1) | Input control | Low enables snooze mode; high forces normal regulation - direct GPIO interface with no external pull required |
| C1– (Pin 2) | Flying capacitor terminal | Negative node of C1F; switches between VIN and OUT1 during CP1 charge/discharge cycles |
| VIN (Pin 3) | Power input | Main supply input; requires ≥1-µF ceramic bypass to GND for stability and ripple suppression |
| C1+ (Pin 4) | Flying capacitor terminal | Positive node of C1F; connects to OUT1 during CP1 discharge phase to double voltage |
| OUT1 (Pin 5) | Unregulated output | 2×VIN rail; max 40 mA continuous; must be bypassed with ≥1-µF ceramic capacitor to GND |
| OUT2 (Pin 6) | Regulated output | 3.3 V ±4% rail; max 20 mA; bypassed with ≥1-µF ceramic capacitor to GND |
| C2+ (Pin 7) | Flying capacitor terminal | Positive node of C2F; driven by CP2 stage to generate regulated 3.3 V on OUT2 |
| C2– (Pin 8) | Flying capacitor terminal | Negative node of C2F; referenced to GND during CP2 switching cycle |
| GND (Pin 9) | Ground reference | Common return for all internal circuits and external capacitors; must be low-impedance plane |
| PG (Pin 10) | Power-good indicator | Open-drain output asserting high when OUT2 ≥98% of 3.3 V; requires external 100 kΩ–1 MΩ pullup |
Key Features
| Feature | Design Value |
|---|---|
| No-inductor architecture | Eliminates magnetic components and associated EMI; enables conformal coating and ultra-thin packaging |
| Five 1-µF ceramic capacitors | Minimizes BOM count and board area; avoids costly tantalum or electrolytic capacitors |
| Microsmall 10-pin MSOP (DGS) | 3.05 mm × 4.98 mm footprint - fits within 12 mm² PCB area, critical for hearing instrument modules |
| Snooze mode threshold | Automatically engages below 1–4 mA OUT2 load - eliminates need for external enable logic or firmware polling |
| Integrated supervisor | PG output provides hardware-level power sequencing and fault indication without external comparators |
| Wide input range support | Stable operation from 0.9 V (nearly depleted alkaline) to 1.8 V (fresh NiMH) - maximizes usable battery capacity |
Applications
| Hearing Instruments | Portable Smart Card Readers |
|---|---|
Use Scenario: Powering MEMS microphone preamps and low-noise ADCs in digital hearing aids operating from a single zinc-air battery. IC Role / Device Role / Timing Role: Dual-rail charge pump supplying clean 3.3 V for signal chain and 2×VIN for biasing transducers. Use Value: Snooze-mode IQ <2 µA extends battery life beyond 1 week in standby; 30 mVP–P ripple ensures SNR >95 dB. |
Use Scenario: Enabling contactless EMV transaction processing in handheld POS terminals powered by coin cells. IC Role / Device Role / Timing Role: Generating regulated 3.3 V for NFC controller and 2×VIN for antenna driver while maintaining low EMI. Use Value: No-inductor design prevents RF interference with 13.56 MHz carrier; 90% efficiency sustains >500 transactions per battery. |
| Metering Applications with MSP430 | Home Automation Sensors |
Use Scenario: Supplying precision analog front-end and ultra-low-power MSP430 MCU in utility meters with 10-year battery life targets. IC Role / Device Role / Timing Role: Providing 3.3 V rail for ADC reference and 2×VIN for LCD bias, synchronized to MCU wake cycles via SNOOZE pin. Use Value: PG output triggers MCU wake-on-power event; snooze entry/exit latency <400 µs enables rapid response to pulse inputs. |
Use Scenario: Powering Zigbee/Thread radio modules and environmental sensors in battery-operated smart thermostats and leak detectors. IC Role / Device Role / Timing Role: Delivering stable 3.3 V for RF SoC and 2×VIN for sensor excitation while surviving cold-temperature battery voltage sag. Use Value: Operates down to –40°C with <±0.1%/V line regulation; 1.5 µA snooze IQ enables 5-year shelf life in unpowered state. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output charge pump applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS60312DGSR | Identical pinout and electrical specs, but push-pull PG output instead of open-drain | Eliminates need for external pullup resistor; better suited for driving logic inputs directly | Select when interfacing PG to CMOS inputs without external biasing |
| MAX17222ETA+ | Single-output 3.3 V boost converter (no 2×VIN rail); 1.8 µA shutdown IQ; 2.5 V–5.5 V input | Lacks dual-rail capability; requires separate bias generation for transducer drivers | Select only if OUT1 functionality is unnecessary and input voltage exceeds 2.5 V |
Compared with TPS60310DGSR, TPS60312DGSR offers identical performance with simplified PG interface, while MAX17222ETA+ trades dual-rail flexibility for lower quiescent current at higher input voltages-making TPS60310DGSR uniquely suited for sub-1.8 V single-cell systems requiring both regulated and doubled outputs.
Availability
TPS60310DGSR is available at Aetrix Electronics and suitable for hearing instruments, portable smart card readers, and MSP430-based metering applications requiring stable component supply, long-lifecycle support, and tape-and-reel delivery for automated assembly.
Supply support for TPS60310DGSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with over 50 years of innovation in energy-efficient power conversion.
The TPS6031X family was designed specifically for ultra-low-power, space-constrained battery-powered applications-including medical wearables and portable instrumentation-where inductor-free operation and sub-2-µA snooze current are critical system requirements.
FAQ
What is the maximum output current capability of TPS60310DGSR on each rail?
The TPS60310DGSR delivers up to 40 mA on OUT1 (2×VIN) when OUT2 is unloaded, and up to 20 mA on OUT2 (regulated 3.3 V) when OUT1 is unloaded. Simultaneous loading is permitted, but total current drawn from the first charge pump stage must not exceed 40 mA-for example, 20 mA on OUT1 and 10 mA on OUT2 is valid. This constraint ensures stable regulation and thermal safety under all operating conditions.
How does the snooze mode function in TPS60310DGSR, and what triggers exit?
In TPS60310DGSR, snooze mode is enabled by pulling the SNOOZE pin low and activates automatically when OUT2 load falls below 1–4 mA (depending on input voltage). It reduces quiescent current to ≤4 µA by disabling the main error amplifier and engaging a low-power 10% tolerance regulator. Exit occurs immediately when load exceeds the threshold-restoring full 3.3 V ±4% regulation without delay or software intervention.
What external components are mandatory for stable operation of TPS60310DGSR?
TPS60310DGSR requires exactly five 1-µF ceramic capacitors: one input capacitor (CIN) on VIN, two flying capacitors (C1F, C2F), and two output capacitors (C(OUT1), C(OUT2)). All must be placed adjacent to their respective pins. No inductors, diodes, or resistors are needed-this minimal BOM enables rapid prototyping and high-reliability deployment in medical and industrial environments.
Is the PG output of TPS60310DGSR compatible with 1.8-V logic interfaces?
Yes-the PG output of TPS60310DGSR is open-drain and rated for up to 3.6 V absolute maximum. When pulled up to 1.8 V (e.g., using a 100-kΩ resistor to a 1.8-V rail), it safely interfaces with 1.8-V GPIO inputs. The PG pin asserts low when OUT2 is out of regulation and goes high when voltage reaches ≥98% of 3.3 V-providing robust power sequencing without level-shifting circuitry.
Can TPS60310DGSR operate from a partially discharged alkaline cell?
Yes-TPS60310DGSR is explicitly characterized down to 0.9 V input, matching the end-of-life voltage of a single alkaline cell. Its ability to maintain 3.3 V ±4% regulation and deliver 20 mA even at 0.9 V input ensures full functionality through the entire battery discharge curve, maximizing usable capacity and eliminating premature device shutdown in pagers and toys.
TPS60310DGSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Ratiometric, Step-Up
- Output Configuration:
- Positive
- Topology:
- Charge Pump
- Output Type:
- Fixed
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 0.9V
- Voltage - Input (Max):
- 1.8V
- Voltage - Output (Min/Fixed):
- 2Vin, 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 40mA, 20mA
- Frequency - Switching:
- 700kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-VSSOP
TPS60310DGSR FAQ
1.How can I place an order for TPS60310DGSR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS60310DGSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS60310DGSR reliable?
The price and inventory of TPS60310DGSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS60310DGSR is usually 5 days.
3.What payment methods are accepted for TPS60310DGSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS60310DGSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS60310DGSR?
TPS60310DGSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS60310DGSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS60310DGSR?
For technical support, including TPS60310DGSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS60310DGSR requirements.
6.How does Aetrix verify that TPS60310DGSR is sourced from the original manufacturer or authorized distributors?
All TPS60310DGSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS60310DGSR meets industry standards.
7.What is the process for return or replacement of TPS60310DGSR?
All TPS60310DGSR units undergo pre-shipment inspection (PSI). If there is an issue with TPS60310DGSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS60310DGSR part is unused and in its original packaging.
Return procedure for TPS60310DGSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS60310DGSR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
