My Inquiry
My Account
Texas Instruments TPS610981DSET
- Part No.:
- TPS610981DSET
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 6-WFDFN
- Datasheet:
-
TPS610981DSET.pdf
- Description:
- IC REG DL BOOST/LNR SYNC 6WSON
- Quantity:
- Payment:
- Shipping:
Inventory:3,191
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS610981DSET from Texas Instruments is an ultra-low quiescent current synchronous boost converter with integrated LDO, designed for single-cell battery-powered systems. It delivers 3.3 V main output (VMAIN) and 3.0 V LDO output (VSUB), operates from 0.7 V to 4.5 V input, supports automatic pass-through mode, and achieves 300 nA IQ in low-power mode - enabling multi-year operation in BLE tags and wearable sensors.
For engineers reviewing the TPS610981DSET datasheet, TPS610981DSET pinout, TPS610981DSET application, or TPS610981DSET equivalent, this page provides verified functional modes, confirmed efficiency curves at microamp loads, validated MODE-pin control logic, exact WSON-6 package dimensions, and real-world discharge behavior of the VSUB rail in low-power mode.
Technical Context
The TPS610981DSET implements a hysteretic synchronous boost topology with dual-mode operation controlled by the MODE pin: Active mode enables both VMAIN and VSUB outputs with fast transient response; Low Power mode disables the LDO while maintaining regulated VMAIN at 3.3 V. Its automatic pass-through function activates when VIN exceeds 3.35 V (±0.1 V hysteresis), bypassing switching to reduce losses.
It integrates a 350–650 mΩ low-side switch and 500–700 mΩ rectifier (mode-dependent), supports up to 50 mA total output at 0.7 V → 3.3 V conversion, and features VSUB active discharge (8 mA typical) during mode transition - critical for rapid system wake-up and leakage control in coin-cell applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Quiescent Current (Low Power Mode) | 300 nA typical into VMAIN pin - enables >10-year shelf life on CR2032 with <1 µA system sleep current. |
| VMAIN Output Voltage | 3.3 V ±3% in both Active and Low Power modes - stable supply for MCU core or RF transceiver without external feedback. |
| VSUB Output Voltage | 3.0 V ±2% in Active mode; fully disabled in Low Power mode with active discharge - eliminates floating peripheral rails. |
| Input Voltage Range | 0.7 V to 4.5 V - supports start-up from depleted alkaline/coin cells and seamless operation across full battery discharge curve. |
| Pass-through Threshold | 3.35 V rising VIN with 0.1 V hysteresis - prevents oscillation during battery voltage decay near regulation point. |
| Peak Switch Current Limit | 350–650 mA - sets maximum inductor energy transfer, defining safe operating area for 4.7 µH inductor selection. |
| VSUB Discharge Current | 5–8 mA when MODE = Low - ensures VSUB falls below 0.5 V within 1 ms, preventing unintended peripheral wake-up. |
Pinout & Package
TPS610981DSET uses a 1.5-mm × 1.5-mm, 6-pin WSON package with wettable flanks (DSE), optimized for space-constrained wearables and sensor nodes. Thermal resistance RθJA is 207.3°C/W, requiring minimal PCB copper for thermal management in low-power operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VMAIN | Boost output power rail | Always-regulated 3.3 V supply for main system; connects directly to MCU VDD or RF IC VCC with 10 µF ceramic output cap. |
| SW | Switch node | Connects to inductor (4.7 µH) and internal high-side/low-side FETs; requires tight layout to minimize EMI and switching loss. |
| VIN | Input power supply | Accepts 0.7–4.5 V from battery; must be decoupled with 0.1 µF ceramic capacitor placed ≤2 mm from pin. |
| MODE | Digital mode control input | Active-high logic: High = Active mode (both outputs enabled); Low = Low Power mode (VSUB off, VMAIN active); must not float. |
| VSUB | LDO output power rail | 3.0 V LDO output for peripherals; includes active discharge path to GND when MODE = Low - eliminates need for external bleed resistor. |
| GND | Power ground reference | Single-point ground connection for VIN, VMAIN, VSUB, and SW return; ties to thermal pad for optimal heat dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low IQ Boost + LDO Integration | 300 nA quiescent current in Low Power mode sustains >10-year operation on CR2032 with 220 mAh capacity and 1 µA system sleep load. |
| Automatic Pass-through Mode | Seamlessly bypasses boost switching when VIN ≥ 3.35 V, reducing conversion loss to <10 mV dropout and eliminating switching noise on VMAIN. |
| VSUB Active Discharge | 5–8 mA discharge current pulls VSUB to <0.5 V in <1 ms upon MODE transition, preventing latch-up or false wake-up in connected peripherals. |
| Dual-Mode Control via Single Pin | MODE pin selects between full-feature Active mode (dual-rail, fast response) and ultra-low-leakage Low Power mode - simplifies host MCU GPIO usage. |
| Hysteretic Synchronous Topology | Eliminates external compensation components; achieves >88% efficiency at 10 µA load (2 V → 3.3 V) and >93% at 5–100 mA loads. |
Applications
| BLE Sensor Tag | Smart Remote Control |
|---|---|
Use Scenario: Coin-cell-powered Bluetooth LE beacon transmitting temperature/humidity every 2 seconds with 10-ms active time per transmission. IC Role / Device Role: Primary power manager delivering regulated 3.3 V to Nordic nRF52832 and 3.0 V to analog sensor; enters Low Power mode between transmissions. Use Value: 300 nA IQ extends CR2032 life to 12+ years; VSUB active discharge ensures sensor bias settles fully before next wake-up, eliminating measurement drift. |
Use Scenario: IR remote using two AAA alkaline cells, requiring stable 3.3 V for MCU and 3.0 V for IR LED driver, with multi-month shelf life. IC Role / Device Role: Dual-rail power source supporting wide input range (0.7–4.5 V) as batteries deplete from 3.2 V to 0.9 V per cell. Use Value: Automatic pass-through above 3.35 V eliminates switching loss during fresh-battery operation; 0.7 V start-up enables full functionality until end-of-life. |
| Wearable Health Monitor | Portable Medical Glucose Meter |
Use Scenario: Wrist-worn PPG sensor sampling heart rate every 5 minutes, with accelerometer wake-on-motion and OLED display activation on button press. IC Role / Device Role: Always-on VMAIN powers MCU and PPG ASIC; VSUB powers motion sensor and display driver only during active sessions. Use Value: MODE-controlled VSUB enable/disable reduces average system current by 40 µA during sleep; 1.5×1.5 mm WSON fits under compact flex PCB. |
Use Scenario: Handheld glucose meter using single CR2032, requiring precise 3.0 V analog front-end bias and 3.3 V digital logic, with 5-second measurement cycle. IC Role / Device Role: Integrated LDO supplies low-noise 3.0 V to ADC reference and biosensor interface; boost maintains 3.3 V for LCD controller and flash memory. Use Value: PSRR of 40 dB at 1 kHz suppresses boost ripple on LDO output; VSUB discharge prevents residual charge from affecting next calibration sequence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar boost + LDO power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS610982DSET | VSUB fixed at 2.8 V (not 3.0 V); no VSUB discharge in Low Power mode. | Suitable for 2.8 V peripherals (e.g., certain MEMS sensors), but lacks active discharge - requires external circuitry for fast rail collapse. | Select when lower VSUB voltage matches peripheral requirements and discharge timing is non-critical. |
| TPS610986DSET | Integrated load switch instead of LDO; VSUB = ON/OFF switchable rail with 1.2–2 Ω RDS(on). | Used where digital peripherals need simple on/off control (e.g., SD card power), not regulated analog bias. | Choose for digital-only subsystems requiring zero static current in OFF state and higher peak current capability. |
Compared with TPS610982DSET and TPS610986DSET, the TPS610981DSET uniquely combines 3.0 V LDO regulation with guaranteed VSUB active discharge - making it the only option among the three for precision analog sensor biasing with deterministic power-down behavior in ultra-low-power systems.
Availability
TPS610981DSET is available at Aetrix Electronics and suitable for BLE tag design, wearable health monitoring, and portable medical device development requiring stable component supply, long-term lifecycle support, and traceable single-source procurement.
Supply support for TPS610981DSET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in ultra-low-power design for battery-operated systems.
The TPS61098x family was engineered specifically for energy-harvesting and single-cell battery applications demanding nanowatt quiescent operation, dual-rail flexibility, and robust start-up from deeply discharged sources - targeting wearables, IoT edge nodes, and portable medical devices.
FAQ
What is the minimum input voltage required for TPS610981DSET to start up and regulate VMAIN?
The TPS610981DSET starts up and regulates VMAIN at 0.7 V input voltage with ≥3 kΩ load, enabling operation from nearly exhausted alkaline or coin cells. This is achieved through optimized gate drive and low-threshold internal FETs, verified across –40°C to 85°C ambient conditions per TI SLVS873F datasheet Section 7.5.
How does the MODE pin control the dual outputs of TPS610981DSET?
The MODE pin is a digital input: logic high enables Active mode (VMAIN = 3.3 V, VSUB = 3.0 V); logic low enables Low Power mode (VMAIN = 3.3 V, VSUB disabled with active discharge). VIH = 1.2 V min and VIL = 0.4 V max ensure compatibility with 1.8 V and 3.3 V MCUs without level-shifting.
Does TPS610981DSET support automatic pass-through, and what is its threshold?
Yes, TPS610981DSET supports automatic pass-through: when VIN rises above 3.35 V (with 0.1 V hysteresis), the boost converter stops switching and passes VIN directly to VMAIN. This reduces power loss and noise during high-battery-voltage operation, confirmed in datasheet Figure 7-36 and Section 7.5 V(PSTH) parameter table.
What is the purpose and behavior of VSUB active discharge in TPS610981DSET?
VSUB active discharge pulls the VSUB rail to GND via an internal 5–8 mA current sink when MODE transitions to Low Power mode. This ensures VSUB falls below 0.5 V within 1 ms, preventing unintended wake-up or leakage in connected peripherals - a feature absent in TPS610982DSET and incompatible with load-switch variants like TPS610986DSET.
What package type and thermal characteristics apply to TPS610981DSET?
TPS610981DSET uses the 1.5-mm × 1.5-mm, 6-pin WSON (DSE) package with exposed thermal pad. Its junction-to-ambient thermal resistance is 207.3°C/W, and junction-to-board is 136.4°C/W - allowing reliable operation at 125°C junction temperature with minimal PCB copper, as specified in Section 7.4 of the TI SLVS873F datasheet.
TPS610981DSET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Up (Boost) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- -
- Voltage/Current - Output 1:
- 3.3V, 350mA
- Voltage/Current - Output 2:
- 3V, 200mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 0.7V ~ 4.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TPS610981DSET FAQ
1.How can I place an order for TPS610981DSET through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS610981DSET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS610981DSET reliable?
The price and inventory of TPS610981DSET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS610981DSET is usually 5 days.
3.What payment methods are accepted for TPS610981DSET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS610981DSET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS610981DSET?
TPS610981DSET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS610981DSET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS610981DSET?
For technical support, including TPS610981DSET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS610981DSET requirements.
6.How does Aetrix verify that TPS610981DSET is sourced from the original manufacturer or authorized distributors?
All TPS610981DSET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS610981DSET meets industry standards.
7.What is the process for return or replacement of TPS610981DSET?
All TPS610981DSET units undergo pre-shipment inspection (PSI). If there is an issue with TPS610981DSET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS610981DSET part is unused and in its original packaging.
Return procedure for TPS610981DSET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS610981DSET Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
